

336202

MASSACHUSETTS INSTITUTE OF TECHNOLOGY
LINCOLN LABORATORY

TX-2 TECHNICAL MANUAL

LINCOLN MANUAL NO. 44

Volume 3

JULY 1961

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the joint support of the U.S. Army, Navy and Air Force under Air Force Contract AF 19(604)-7400.

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

LEXINGTON

MASSACHUSETTS

TX-2 TECHNICAL MANUAL

TABLE OF CONTENTS

VOLUME I

CHAPTER 1	INTRODUCTORY DESCRIPTION
CHAPTER 2	FUNCTIONAL DESCRIPTION OF TX-2
CHAPTER 3	CIRCUIT LOGIC ELEMENTS
CHAPTER 4	MEMORIES
CHAPTER 5	TIMING AND CONTROL
CHAPTER 6	FUNCTIONAL ORGANIZATION OF THE CONTROL ELEMENT
CHAPTER 7	OPERATION CODES

VOLUME II

CHAPTER 8	PULSE AND LEVEL NOTATION
CHAPTER 9	COMPUTER DYNAMICS
CHAPTER 10	CONTROL ELEMENT
CHAPTER 11	MEMORY ELEMENT
CHAPTER 12	PROGRAM ELEMENT
CHAPTER 13	EXCHANGE ELEMENT
CHAPTER 14	ARITHMETIC ELEMENT
CHAPTER 15	IN-OUT ELEMENT

VOLUME III

CHAPTER 16	TIMING CHARTS
------------	---------------

CHAPTER 16
TIMING CHARTS

TABLE OF CONTENTS

16-1	GENERAL INTRODUCTION
16-2	START-STOP CYCLES
16-2.1	INTRODUCTION
16-2.2	SSC (START-STOP CONTROL)
16-2.3	ADK (ALARM DELAY COUNTER)
16-3	SPECIAL CONTROL CYCLES
16-3.1	INTRODUCTION
16-3.2	CSK (CHANGE OF SEQUENCE COUNTER)
16-3.3	FK (F MEMORY COUNTER)
16-3.4	XWK (X MEMORY WRITE COUNTER)
16-4	PK-QK MEMORY CYCLES
16-4.1	INTRODUCTION
16-4.2	PK CYCLES
16-4.2.1	INTRODUCTION
16-4.2.2	PK TIME CHART
16-4.2.3	MISCELLANEOUS CONTROLS
16-4.2.4	BASIC PK CYCLES
	INSTRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)
	INSTRUCTION WORD CYCLE (DEFERRED ADDRESS)
	INTERMEDIATE DEFERRED ADDRESS CYCLE
	ULTIMATE DEFERRED CYCLE
16-4.2.5	MEMORY CYCLES
	S MEMORY CYCLE (PKM^S)
	T AND U MEMORY CYCLES (PKM^T AND PKM^U)
	V_{FF} MEMORY CYCLE ($PKM^{V_{FF}}$)
	$V_{\overline{FF}}$ MEMORY CYCLE ($PKM^{V_{\overline{FF}}}$)
16-4.3	QK CYCLES
16-4.3.1	INTRODUCTION
16-4.3.2	BASIC QK CYCLES
16-4.3.3	MEMORY CYCLES
	S MEMORY CYCLE (QKM^S)
	T AND U MEMORY CYCLES (QKM^T AND QKM^U)
	V_{FF} MEMORY CYCLE ($QKM^{V_{FF}}$)
	$V_{\overline{FF}}$ MEMORY CYCLE ($QKM^{V_{\overline{FF}}}$)
16-5	PK-QK INSTRUCTION CYCLES
16-5.1	INTRODUCTION
	OPR (04)
	IOS
	AOP
	JMP (05)

JPX (06)
JNX (07)
AUX (10)
RSX (11)
SKX (12)
EXX (14)
ADX (15)
DPX (16)
SKM (17)
LDE (20)
SPF (21)
SPG (22)
LDA (24), LDB (25), LDC (26), LDD (27)
STE (30)
FLF (31)
FLG (32)
STA (34), STB (35), STC (36), STD (37)
ITE (40)
ITA (41)
UNA (42)
SED (43)
JOV (44)
JPA (46)
JNA (47)
EXA (54)
INS (55)
COM (56)
TSD (57)

16-6 PK-QK-AK INSTRUCTION CYCLES

16-6.1 INTRODUCTION

CYA (60), CYB (61), CAB (62), SCA (70), SCB (71), SAB (72)
NOA (64), NAB (66)
DSA (65)
ADD (67), SUB (77)
TLY (74)
DIV (75)
MUL (76)

CHAPTER 16

TIMING CHARTS

16-1 GENERAL INTRODUCTION

This chapter is a compilation of all the computer timing charts. The pulse and level notation used on these charts is described in Chapter 8. The timing charts vary in format and content, but generally they are arranged to show the events initiated by the various counter time levels. To facilitate their use, the charts have been arranged in the following groupings:

START-STOP CYCLE

ADK (Alarm Delay Counter)
SSC (Start-Stop Control)

SPECIAL CONTROL CYCLES

CSK (Change of Sequence Counter)
FK (F Memory Counter)
XWK (X Memory Write Counter)

PK-QK MEMORY CYCLES

PK (PKM^S , PKM^T , PKM^U , PKM_{VFF} and $PKM_{\overline{VFF}}$)
QK (QKM^S , QKM^T , QKM^U , QKM_{VFF} and $QKM_{\overline{VFF}}$)

PK-QK INSTRUCTION CYCLES

OPR ^{IOS}	EXX	STE	JOV
OPR ^{AE}	ADX	FLF	JPA
JMP	DPX	FLG	JNA
JPX	SKM	ST-	EXA
JNX	LDE	ITE	INS
AUX	SPF	ITA	COM
RSX	SPG	UNA	TSD
SKX	LD-	SED	

PK-QK-AK INSTRUCTION CYCLES

CY-, SC-	MUL	DSA	ADD, SUB
DIV	NO-	TLY	

Generally it is necessary to examine one or more charts from each of the above groups in order to see the overall activity taking place in the execution of an instruction. For example, suppose a LDA is executed. First the PK Memory Timing Chart is examined to determine the events taking place during the instruction memory cycle. Since XWK is started during the PK memory cycle, the XWK timing chart is also examined. Next the QK Memory Timing Chart is examined to determine the events taking place during the operand

memory cycle. Since FK is started during the QK Memory cycle, the FK timing chart is also investigated. The operand instruction logic (as distinct from the operand memory logic) is found on the LDA Instruction Timing Chart. This too is examined. In this way a composite picture of the activity taking place during a LDA is obtained.

A brief description of the significance of the logic found on the timing charts accompanies each timing chart. In the case of the Instruction Timing Charts, the description has been supplemented with diagrams showing the significant data transfers, logic nets, etc. Some of the Instruction Timing Charts have also been illustrated with specific numerical examples. The intent is to bring out the general and special features of each counter and OP code.

START-STOP CYCLE

16-2 START-STOP CYCLE

16-2.1 INTRODUCTION

There are two closely integrated systems that influence the starting and stopping of the computer. These are the start-stop control system and the alarm processing system.

The start-stop control system is basically a complex synchronizer for the start-stop console pushbuttons. The heart of the alarm processing system is the ADK counter. ADK time levels are also used in the start-stop control system.

These two systems individually and jointly generate control levels which become inputs to the Control Element. The Control Element then directly controls the starting and stopping of the computer.

16-2.2 START STOP CONTROL

The computer can operate in any one of three push button modes:

- 1) Low speed repeat (LSR^1)
- 2) Low speed push button ($LSPB^1$)
- 3) Hi speed ($LSR^0 \cdot LSPB^0 = \text{hi speed}$)

The effect of depressing the START button depends on which of the three push button modes the computer is operating in and the condition of the alarm system. However, the effect of depressing the STOP button is always the same, i.e., it is independent of the push button mode.

Start. Pressing the START button sets the $START_1$ flip-flop in the START synchronizer and the $STOP_1$ flip-flop in the STOP synchronizer. The next alpha (α) pulse, after these flip-flops are set, sets the $START_2$ flip-flop to ONE. $START_2^1$ enters as a factor in all the interlock start conditions, i.e., in the $PI^{START_1}_1$, $PI^{START_2}_2$, QI^{START_1} and CSI^{START_1} levels. The following alpha pulse (the pulse after the one which set $START_2$) clears the $STOP_2$ flip-flop if the computer is not in the low speed repeat mode, i.e., if LSR^0 . If the computer is in the low speed repeat mode (LSR^1), then the $STOP_2$ flip-flop is cleared by LSO. $STOP_2^0$ clears all the stop flip-flops, i.e., PKS_1 , PKS_2 , QKS and $CSKS$. These stop flip-flops enter into the interlock start conditions, i.e., PKS_1^0 is a factor in the $PI^{START_1}_1$ level, etc. PKS_1^0 , PKS_2^0 , QKS^0 , $CSKS^0$ and $START_2^1$ represent essentially all the control levels going to the Control Element from the start stop system.

Note that when $START_2^0$, the STOP IO Unit level is generated. This level stops all free-running IO Units.

Stop. Pressing the stop button clears the $START_1$ flip-flop. ($START_1$ is also cleared by the occurrence of a SYNC alarm or an AL level when the AUTO START switch is turned on). The $START_2$ flip-flop is cleared by either $START_1^0$ or AL. $START_2^0$ immediately turns off all the interlock start levels.

If the computer is in either of the low speed modes, the $STOP_2$ flip-flop is set 0.4 microsecond after it is cleared. When $STOP_2^1$, the stop switches on the console, i.e., STOP ON CSK, STOP ON QK, etc., are used to set the stop flip-flops, i.e., PKS_1 , PKS_2 , etc. In this way, only the interlock start levels selected by the console switches are turned off. The computer now stops only when it needs one of the selected levels in order to proceed.

If the computer is in the low speed push button mode ($LSPB$), the START button must be depressed in order for the computer to proceed, because in this case the START button clears $STOP_2$.

16-2.3 ADK (ALARM DELAY COUNTER)

ADK controls the alarm processing system. One of its major functions is to convert asynchronous inputs into synchronous alarm control levels which can be used by the central computer.

ADK

ADK is a modified two stage Gray code counter. It is modified in the sense that two delay units (ALD_1 and ALD_2) are an integral part of the counter's logical circuitry.

The counter starts only when an unsuppressed alarm occurs or when the SYNC SYSTEM STOP level is generated. Such an occurrence, as indicated by the presence of the AL level, triggers the ALD_1 delay unit. ALD_1 in turn places the counter in the 01 state. The counter stays in this state until ALD_1 times out synchronously. During this period a level is generated for the CHIME ON UNSUPPRESSED ALARMS.

At the end of the period (ALD_1^0), the counter goes into state 11 and ALD_2 is triggered. During this delay a preset level for the Control Element ($\overline{\text{PRESET}} \rightarrow \text{CE}$) is generated if the AUTO START and PASOFA (Preset And Start Over After Alarm) switches are on. The flag in sequence 00 is also raised if the PASOFA switch is on.

After the delay is over (ALD_2^0), the counter will remain in state 11 unless the AUTO START switch is turned on or until the CLEAR UNSUPPRESSED ALARMS push button is depressed (CA_1^1). From state 11 the counter proceeds to state 10 at which time all the unsuppressed alarms are cleared.

Pressing the START button has no effect unless ADK is in state 00. If an unsuppressed alarm has occurred and the AUTO START switch is not on, then ADK remains in state 03 until the CLEAR UNSUPPRESSED ALARM button is pushed. Note that the CALACO button first clears the unsuppressed alarms and then generates a START pulse.

ADK: ALARM DELAY COUNTER

ADK ₂	ALD ₂	ADK ₁	ALD ₁	TIME	$\overline{\text{IPB Start}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{STOP}_1, \overline{\text{I}} \rightarrow \text{START}_1$ $\text{START}_2 \cdot \text{START}_1 \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{START}_2$ $\text{AL} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{ALD}_1$	
0	0	0	0	NOTE #1		
0	0	0	1	.4μs	$\text{ALD}_1^0 \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{ADK}_1$	
0	0	1	1	7ms	$\text{ALD}_1^{00} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{ALD}_1$	$\text{NO CHIME ON ALARMS}_{\text{usup}} \Rightarrow \text{CHIME ON ALARMS}_{\text{usup}}$ $\overline{\text{IPB Clear Alarms}}_{\text{usup}} \Rightarrow \overline{\text{I}} \rightarrow \text{CUA}$
0	0	1	0	.4μs	$\text{ALD}_1^0 \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{ADK}_2, \overline{\text{I}} \rightarrow \text{ALD}_2$	
1	1	1	0	55ms	$\text{PASOFA} + \overline{\text{IPB startover}} \rightarrow \overline{\text{I}} \rightarrow \text{SYN}_1 (\text{STARTOVER SEQ})$ $\text{PASOFA} \cdot \text{AUTO-START} \rightarrow \overline{\text{IPreset}} \rightarrow \text{CE}$ $\text{ALD}_2^{00} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{ALD}_2$	$\overline{\text{IPB Clear Alarms}}_{\text{usup}} \Rightarrow \overline{\text{I}} \rightarrow \text{CUA}$
1	0	1	0	NOTE #2	$\text{CUA}' + \text{AUTO-START} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{ADK}_1$	
1	0	0	0	.4μs	$\overline{\text{OCSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{OCSAL}$ $\overline{\text{PSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{PSAL}$ $\overline{\text{QSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{QSAL}$ $\overline{\text{MPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{MPAL}$ $\overline{\text{NPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{NPAL}$ $\overline{\text{XPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{XPAL}$ $\overline{\text{FPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{FPAL}$ $\overline{\text{IOSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{IOSAL}$ $\overline{\text{MISAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{MISAL}$ $\overline{\text{I}} \rightarrow \text{ADK}_2, \overline{\text{I}} \rightarrow \text{CUA}$	
0	0	0	0	NOTE #3		

NOTES:

- ADK NORMALLY SITS IN STATE 0000. THE INDEXING OF ADK IS INITIATED BY THE AL SIGNAL.

- THIS TIME STATE IS .4μs IF THE AUTO-START SWITCH IS ACTIVATED OTHERWISE THE TIME INTERVAL DEPENDS ON THE MANUAL SETTING OF CUA VIA THE CLEAR ALARMS_{usup} SIGNAL

$\text{OCSAL}' \cdot \overline{\text{OCSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{PSAL}' \cdot \overline{\text{PSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{QSAL}' \cdot \overline{\text{QSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{MPAL}' \cdot \overline{\text{MPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{NPAL}' \cdot \overline{\text{NPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{XPAL}' \cdot \overline{\text{XPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{FPAL}' \cdot \overline{\text{FPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{IOSAL}' \cdot \overline{\text{IOSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{MISAL}' \cdot \overline{\text{MISAL}}_{\text{sup}} \rightarrow \dots \rightarrow \text{AL}$
 $\text{MOUSETRAP}' \rightarrow \dots \rightarrow \text{AL}$

$\overline{\text{IPB Clear Alarms}}_{\text{usup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{CSAD} \quad (\text{CSAD} = \text{CLEAR SUPPRESSED ALARMS DELAY: DE} = 100\mu\text{s})$

$\text{CSAD}' \cdot \overline{\text{OCSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{OCSAL}$
 $\text{CSAD}' \cdot \overline{\text{PSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{PSAL}$
 $\text{CSAD}' \cdot \overline{\text{QSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{QSAL}$
 $\text{CSAD}' \cdot \overline{\text{MPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{MPAL}$
 $\text{CSAD}' \cdot \overline{\text{NPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{NPAL}$
 $\text{CSAD}' \cdot \overline{\text{XPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{XPAL}$
 $\text{CSAD}' \cdot \overline{\text{FPAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{FPAL}$
 $\text{CSAD}' \cdot \overline{\text{IOSAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{IOSAL}$
 $\text{CSAD}' \cdot \overline{\text{MISAL}}_{\text{sup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{MISAL}$

$\overline{\text{IPB Preset}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{TSAL}, \overline{\text{I}} \rightarrow \text{USAL}, \overline{\text{I}} \rightarrow \text{MOUSETRAP}$
 $\overline{\text{IPB Clear Alarms}}_{\text{usup}} \rightarrow \dots \rightarrow \overline{\text{I}} \rightarrow \text{SYAL}$

AL = ALARM

SYD' → CHIME ON ALARMS_{usup}

CAU = CLEAR UNSUPPRESSED ALARMS

PASOFA = PRESET AND STARTOVER AFTER ALARM

CALACO = $\overline{\text{IPB Clear Alarms}}_{\text{usup}} \cdot \overline{\text{IPB Clear Alarms}}_{\text{usup}} \cdot \overline{\text{IPB Start}}$

CODABO = $\overline{\text{IPB Stop}} \cdot \overline{\text{IPB Clear Alarms}}_{\text{usup}} \cdot \overline{\text{IPB Clear Alarms}}_{\text{usup}} \cdot \overline{\text{IPB Preset}} \cdot \overline{\text{IPB Startover}} \cdot \overline{\text{IPB Start}}$

START₂ = STOP UNIT

16-3 SPECIAL CONTROL CYCLES

16-3.1 INTRODUCTION

The timing charts in this section cover the events initiated by three special purpose counters. These counters are CSK, FK and XWK.

The FK and XWK counters control the F and X Memory systems, respectively. FK controls the read-write process in the F Memory, while XWK controls the write process in the X Memory (the read process is controlled by PK and CSK time levels). By having these processes controlled by independent counters, it is possible to initiate the processes at several different PK, QK and CSK times. Normally the XWK counter is started in PK^{14α} and FK in QK^{00α}.

The CSK counter has a double function. It controls the events that occur during a change of sequence, and is also used as a delay synchronization counter in the PK waiting states.

16-3.2 CSK (CHANGE OF SEQUENCE COUNTER)

CSK is a modified four stage counter. It counts in states 00 through 07, when CSK_4^0 and in states 08 through 11, when CSK_4^1 . In the first instance, CSK is interpreted as the change of sequence counter (CSK); and in the second instance, as the delay synchronization counter (DSK).

CSK cannot start unless the CSI^{START} condition is generated. On the other hand, DSK cannot count (assuming CSK_4^1 and PK is in one of the waiting states, i.e., PK^{00} , PK^{02} or PK^{23}) unless XWK is in its 00 resting state.

Change of Sequence. When CSK starts it transfers the address of the next program counter from the output of the J Coder into N_j . Two possibilities exist:

- 1) If the selected register is number 00, then a ZERO is placed in X and the contents of TSP is placed in $N_{2,1}$. XAS is cleared in this case so that the X Adder (XA) contains the content of $N_{2,1}$, i.e., TSP.
- 2) If the selected register is not register number 00, XAS is set and the content of the selected X Memory register is then read into X. Since $N_{2,1}$ was previously cleared, the sum formed in the X Adder is just the content of X.

In either case, the X Adder contains the value of the new program counter. The contents of K and N_j , representing the numbers of the old and new program counters, respectively, are saved in E. In CSK^{03} , the content of K and N_j are interchanged. The flag of the Trapping Sequence is also raised at this time if the 2.9 bit of the new program counter is a ONE and the mode of the Trapping Sequence asks for this information. In $CSK^{04\alpha}$, the value of the new program counter is copied into P, while simultaneously the value of the old program counter is copied into both X and $E_{2,1}$.

The value of the old program counter (now in X) is stored in the X Memory register specified by N_j (N_j now contains the address of the old program counter) by starting the XWK counter in $CSK^{04\alpha}$. X is also cleared at this time.

PI_3 is cleared in $CSK^{04\alpha}$, and in $CSK^{05\alpha}$ the flag of sequence number 00 is cleared if the new sequence is sequence number 00.

Finally in $CSK^{07\alpha}$ a certain amount of logic is performed which takes further into account the requirements of the Trapping Sequence. The information in E is placed in M. If a change to the Trapping Sequence has just occurred, because of a trap on the 2.9 bit of a program counter, the content of M is simultaneously placed in E. The content of M represents information left over from the previous CSK cycle. If the CSK cycle is one in which a trap on the 2.9 bit of the new program counter occurs, then this is indicated in $CSK^{07\alpha}$ by the $SS^{CH REQ}$ level and causes PI_3 to be set. The fact that PI_3 is set causes

the current CSK cycle to be followed immediately by another CSK cycle.

Delay Synchronization. CSK_4 is set whenever the computer is to wait in "limbo" for some interlock condition to change. In this case DSK simply counts from 08 through 11 repetitively. Finally the interlock change will occur and DSK^{11} will sample the desired interlock conditions. At this time CSK_4 is cleared and the counter goes into $CSK^{00\alpha}$.

Each time DSK enters state 11, an IOI clock pulse is fired off (except when either CSK_4 is being cleared or the QK cycle of a TSD is being performed).

In the PK^{00} waiting state, DSK cycles until the flag of a sequence (of any priority) goes up. In the $PK^{02\alpha}$ waiting state, DSK cycles until either the Arithmetic Element prediction net (AEI) indicates that the Arithmetic Element will soon be available or, if the previous instruction did not hold, until a sequence with a higher priority wants attention ($PI^{AE\ CH\ SEQ}$).

In the $PK^{23\alpha}$ waiting state, DSK cycles either until the $PI^{\overline{WAIT}}$ level indicates the current instruction can proceed or until some other sequence requests attention via the $PI^{LEAVE\ SEQ}$ level. Whether this other sequence is a sequence of any priority or one of a higher priority depends on whether the current instruction is a TSD or whether it is an instruction which does not hold, respectively.

16-3.3 FK (F MEMORY COUNTER)

FK

FK is used, in conjunction with a pulse delay line, to control the load and store processes involving the thin magnetic film F Memory. In these processes FK time levels (either directly or via a delay line) are used to control the E and $QKIR_{CF}$ registers and the F Memory read-write process.

FK is used in this manner for two purposes:

- 1) To read a configuration word into $QKIR_{CF}$ from the F Memory register. In this case FK runs from FK^{00} to FK^{02} . This occurs in all the operand type instructions (except the F Memory instructions themselves). In these instructions FK runs during the QK cycle. FK is also used to read out a configuration word during JPA, JNA and JOV. These are non-operand type instructions and FK runs in them during the PK cycle.
- 2) To execute the F Memory instructions themselves. In the case of FLF and FLG, FK reads out the content of the specified F Memory register(s) into the E register. Conversely, in the case of SPF and SPG the specified F register(s) are loaded from E. The execution logic of these instructions require that FK permute the content of E. (See discussion of FLF, FLG, SPF and SPG Instruction Time Charts.)

STARTING CONDITIONS. During most instructions FK is started at $QK^{00\alpha}$ when QK starts. However, for the JA instructions and FLF and FLG, FK is started via the FI interlock and, in the case of SPF and SPG, FK is started in the QK cycle at $QK^{13\alpha}$. Note that, in the case of FLF, QK does not start until the QI^{START} condition is generated at $FK^{02\alpha}$ when FI is set. Similarly, in the case of FLG, the QI^{START} condition is not generated until $FK^{07\alpha}$.

DELAY LINE. FK initiates the F Memory read-write cycle by pulsing the F Memory delay lines in the even numbered FK states, excluding the terminal state of FK. Thus, when only one F Memory cycle is required, the delay line is pulsed only in $FK^{00\alpha}$, even though FK runs through states 00, 01 and 02. Similarly, in the case of SPG and FLG, the delay line is pulsed only four times, even though FK runs through states 00, 01, 02, 03, 04, 05, 06, 07 and 08.

FK COUNTER CONFIGURATION MEMORY

FK ₈	0	α	$\text{Istart} \rightarrow \text{FK} \rightarrow \text{PULSE DELAY LINE}$ $\text{Istart} \rightarrow \text{FK} \rightarrow \text{FK} + 1 \rightarrow \text{FK}$ $\text{FC}^0 \rightarrow \text{LO} \rightarrow \text{FW}$ $\text{FC}^1 \rightarrow \text{LI} \rightarrow \text{FW}$	NOTE: FC ALWAYS ZERO	.12	
		α			.14	$\text{FC}^0 + \text{PKIR}^{1f} \rightarrow \text{LO} \rightarrow \text{QKIR}_{cf}$
	1	α			.26	$\text{LI} \rightarrow \text{FR}$
		α			.42	$\text{FC}^0 \rightarrow \text{LI} \rightarrow \text{FW}; \text{PKIR}^{1f}, \text{PKIR}_{cf}^{00} \rightarrow \text{CFM} \rightarrow \text{QKIR}_{cf}$
		α			.44	$\text{PKIR}^{1f}, \text{PKIR}_{cf}^{00} \rightarrow \text{E}_1 \rightarrow \text{QKIR}_{cf}$
		α			.54	$\text{LO} \rightarrow \text{FR}; \text{PKIR}_{cf}^{00} \rightarrow \text{LO} \rightarrow \text{QKIR}_{cf}$
		β	$\text{PKIR}^{ff} \rightarrow \text{E}_4 \rightarrow \text{E}_3, \text{E}_3 \rightarrow \text{E}_2, \text{E}_2 \rightarrow \text{E}_1$ $\text{PKIR}^{1f} \rightarrow \text{E}_1 \rightarrow \text{E}_4$ $\text{PKIR}^{sf} \rightarrow \text{QKIR}_{cf} \rightarrow \text{E}_4$		.64	$\text{FC}^0 \rightarrow \text{LO} \rightarrow \text{FW}$
	2	α	$\text{PKIR}^{ff} \cdot (\text{FP}_{10}^{odd} + \text{FPAL}_{sup} + \text{PKIR}_{cf}^{00}) \rightarrow \text{PULSE DE LINE}$ $\text{PKIR}_{cf}^{00} \cdot \text{FP}_{10}^{ev} \rightarrow \text{LI} \rightarrow \text{FPAL}$ $\text{PKIR}^{ff} \rightarrow \text{LO} \rightarrow \text{FK}, \text{LO} \rightarrow \text{FKB}, \text{FK} + 1 \rightarrow \text{FK}$ $\text{PKIR}^{ff} \cdot \text{PKIR}^{sf} + \text{PKIR}^{ja} \rightarrow \text{LI} \rightarrow \text{FI}$		.12	$\text{PKIR}_{cf}^{00} + 1 \rightarrow \text{PKIR}_{cf}$
		β	$\text{PKIR}^{1f} \rightarrow \text{E}_4 \rightarrow \text{E}_1, \text{E}_3 \rightarrow \text{E}_4,$ $\text{E}_2 \rightarrow \text{E}_3, \text{E}_1 \rightarrow \text{E}_2$		.14	$\text{FC}^0 + \text{PKIR}^{1f} \rightarrow \text{LO} \rightarrow \text{QKIR}_{cf}$
	3	α			.26	$\text{LI} \rightarrow \text{FR}$
		α			.42	$\text{FC}^0 \rightarrow \text{LI} \rightarrow \text{FW}; \text{PKIR}^{1f}, \text{PKIR}_{cf}^{00} \rightarrow \text{CFM} \rightarrow \text{QKIR}_{cf}$
		β	$\text{PKIR}^{ff} \rightarrow \text{E}_4 \rightarrow \text{E}_3, \text{E}_3 \rightarrow \text{E}_2, \text{E}_2 \rightarrow \text{E}_1$ $\text{PKIR}^{1f} \rightarrow \text{E}_1 \rightarrow \text{E}_4$ $\text{PKIR}^{sf} \rightarrow \text{QKIR}_{cf} \rightarrow \text{E}_4$		.44	$\text{PKIR}^{1f}, \text{PKIR}_{cf}^{00} \rightarrow \text{E}_1 \rightarrow \text{QKIR}_{cf}$
	4	α			.54	$\text{LO} \rightarrow \text{FR}; \text{PKIR}_{cf}^{00} \rightarrow \text{LO} \rightarrow \text{QKIR}_{cf}$
		β			.64	$\text{FC}^0 \rightarrow \text{LO} \rightarrow \text{FW}$
	5	α	$\text{PKIR}^{ff} \cdot (\text{FP}_{10}^{odd} + \text{FPAL}_{sup} + \text{PKIR}_{cf}^{00}) \rightarrow \text{PULSE DE LINE}$ $\text{PKIR}_{cf}^{00} \cdot \text{FP}_{10}^{ev} \rightarrow \text{LI} \rightarrow \text{FPAL}$		.12	$\text{PKIR}_{cf}^{00} + 1 \rightarrow \text{PKIR}_{cf}$
		α			.14	$\text{FC}^0 + \text{PKIR}^{1f} \rightarrow \text{LO} \rightarrow \text{QKIR}_{cf}$
	6	α			.26	$\text{LI} \rightarrow \text{FR}$
		α			.42	$\text{FC}^0 \rightarrow \text{LI} \rightarrow \text{FW}; \text{PKIR}^{1f}, \text{PKIR}_{cf}^{00} \rightarrow \text{CFM} \rightarrow \text{QKIR}_{cf}$
		β	$\text{PKIR}^{ff} \rightarrow \text{E}_4 \rightarrow \text{E}_3, \text{E}_3 \rightarrow \text{E}_2, \text{E}_2 \rightarrow \text{E}_1$ $\text{PKIR}^{1f} \rightarrow \text{E}_1 \rightarrow \text{E}_4$ $\text{PKIR}^{sf} \rightarrow \text{QKIR}_{cf} \rightarrow \text{E}_4$		.44	$\text{PKIR}^{1f}, \text{PKIR}_{cf}^{00} \rightarrow \text{E}_1 \rightarrow \text{QKIR}_{cf}$
	7	α	$\text{PKIR}^{sf} \rightarrow \text{LI} \rightarrow \text{FI}$ $\text{LI} \rightarrow \text{FKB}$		.54	$\text{LO} \rightarrow \text{FR}; \text{PKIR}_{cf}^{00} \rightarrow \text{LO} \rightarrow \text{QKIR}_{cf}$
		β	$\text{PKIR}^{ff} \rightarrow \text{E}_4 \rightarrow \text{E}_3, \text{E}_3 \rightarrow \text{E}_2, \text{E}_2 \rightarrow \text{E}_1$ $\text{PKIR}^{1f} \rightarrow \text{E}_1 \rightarrow \text{E}_4$ $\text{PKIR}^{sf} \rightarrow \text{QKIR}_{cf} \rightarrow \text{E}_4$		.64	$\text{FC}^0 \rightarrow \text{LO} \rightarrow \text{FW}$

$$\text{PKIR}^{1ff} = \text{PKIR}^{3x} \cdot \text{PKIR}^{x2}$$

$$\text{PKIR}^{1f} = \text{PKIR}^{spf} + \text{PKIR}^{spg}$$

$$\text{PKIR}^{sf} = \text{PKIR}^{1ff} + \text{PKIR}^{f1g}$$

$$\text{PKIR}^{ff} = \text{PKIR}^{spg} + \text{PKIR}^{f1g}$$

$$\text{PKIR}^f = \text{PKIR}^{spf} + \text{PKIR}^{spg} + \text{PKIR}^{1ff} + \text{PKIR}^{f1g}$$

$$\text{Istart} \rightarrow \text{FK} = \text{QK}^{00a} \cdot \text{QI}^{start} \cdot \text{PKIR}^f \cdot \text{PKIR}^{skm} + \text{QK}^{13x} \cdot (\text{QKIR}^{spg} + \text{QKIR}^{spf}) + \text{FI}^0 \cdot \text{EB}^0 \cdot (\text{PKIR}^{sf} + \text{PKIR}^{ja})$$

16-3.4 XWK (X MEMORY WRITE COUNTER)

This counter controls the logic used in writing the content of the X register into the selected X Memory register. The counter does not control the logic used in reading out the contents of a selected X Memory register into X. This is accomplished by the PK or CSK counters.

XWK sets the XW interlock to ONE in $XWK^{02\alpha}$. This turns the WRITE current on. The XB interlock is cleared to ZERO at $XWK^{02\alpha}$ indicating that the X register will in 1.6 micro-seconds no longer be "busy" (XB^0).

The XW interlock is cleared to ZERO in $XWK^{06\alpha}$. This turns the WRITE current off and effectively ends the X write cycle.

The conditions for starting XWK are discussed in detail in Chapter 10. The interlocking of XWK with other counters is also discussed in Chapter 9.

XWK

XWK: X MEMORY WRITE COUNTER

00	α	$\overline{XWK} + 1 \rightarrow XWK$ $\text{start} \rightarrow XWK \quad \supset \quad L \rightarrow XWK$
01		
02	α	$L \rightarrow XW$ $L \rightarrow XB$
03		
04		
05		
06	α	$L \rightarrow XW$
07		

$CSK^{04\alpha} \dots \dots \dots \supset \text{start} \rightarrow XWK$
 $PK^{14\alpha} \cdot (\overline{PKIR^{XM}} + PI_2^1) \dots \dots \supset \text{start} \rightarrow XWK$
 $PK^{23\alpha} \cdot PKIR^{XM} \cdot CSK^{11\alpha} \cdot PKIR^{\text{leave sequence}} \dots \supset \text{start} \rightarrow XWK$
 $PK^{31\alpha} \cdot PKIR^{XM} \dots \dots \dots \supset \text{start} \rightarrow XWK$
 $QK^{22\alpha} \cdot QKIR^{ld} \cdot QKIR^X \dots \dots \dots \supset \text{start} \rightarrow XWK$
 $QK^{31\alpha} \cdot QKIR^{aux} \dots \dots \dots \supset \text{start} \rightarrow XWK$

$$\begin{aligned}
 PI^{AEchseq} &= AEI \cdot SS^{chreq} \cdot PI_4^0 \\
 PI^{\text{leave seq}} &= PI^{AEchseq} \cdot [PKIR^{AE} + (PKIR^{QK} \cdot XA^{AE})] + SS^{attreq} \cdot PKIR^{tsd} \cdot [Iocm^{BB} + (QKIR^{tsd} \cdot QB^1)] \\
 PKIR^{jX} &= PKIR_{op}^{0X} \cdot (PKIR_{op}^{X6} + PKIR_{op}^{X7}) = (JPX + JNX) \\
 PKIR^{XM} &= PKIR^{jX} + (PKIR^{JMP} \cdot PKIR_{cf_2}^1) = (JPX + JNX + ^{XXXIX}JMP) \\
 QKIR^X &= (QKIR_{op}^{IX} \cdot QKIR_{op}^{XI}) + (QKIR_{op}^{IX} \cdot QKIR_{op}^1 \cdot QKIR_{op}^0) = (RSX + EXX + DPX)
 \end{aligned}$$

16-4.1 INTRODUCTION

This section covers the PK and QK Memory Timing Charts. All of the instruction, deferred-address and operand read-write control is found on these charts. The charts also cover much of the interlock control, waiting state logic, In-Out control, alarm control, X Memory control and a variety of miscellaneous control logic.

The PK and QK Memory Timing Charts have very similar formats. All of the memory dependent logic is columnated by memory, e.g., all the S Memory dependent logic is found under PK^S or QK^S , depending on whether an instruction or deferred address word, or an operand word, respectively, is involved. (It is worth noting the similarity of the entries in the corresponding PKM and QKM columns.) A miscellaneous column is included on each chart, and also one or more columns are included showing the basic interlock control.

The PK Memory timing chart covers PK^{00} through PK^{24} . The basic PKM cycle extends from PK^{00} through PK^{22} . PK^{23} and PK^{24} are special time levels used to determine what activity will follow the current PK cycle.

The QK Memory timing chart covers QK^{00} through QK^{31} . The basic QKM cycle extends from QK^{00} through QK^{31} . The actual states used depend on the specific instruction. In some cases the basic cycle is extended to accomodate the needs of the instruction logic.

Note that V_{FF} is usually referred to as a toggle switch memory, even though it also contains plugboard and other memory registers.

16-4.2.1 INTRODUCTION

Unlike QK, there are several basic PK cycles. When PK runs, it can be obtaining an instruction or deferred-address word from memory or it can be computing the final deferred-address. Except in the latter case, some sort of memory cycle is always performed during the running of the PK cycle. During all of these basic PK cycles, certain pulses, such as the IOI clock pulses, X read pulses, etc., are always fired off.

When a new instruction is to be performed, PK first reads an instruction word out of memory. If this instruction does not call for a deferred-address, then PK immediately goes on to do whatever may be called for by the instruction. On the other hand, if a deferred address is called for, PK goes through another cycle, during which it reads out the deferred-address word from memory. If this deferred-address word calls for still another deferred-address word, the cycle is repeated. Finally a deferred-address word is obtained which does not call for another deferred-address word. PK now performs the so called ultimate deferred cycle, during which the final base address is computed. No memory cycle is involved in this step. The final base address is usually modified by two index registers rather than one.

The organization of the PK Memory timing chart reflects basic PK cycles. This is shown by the small chart abstract on the main chart. Three columns are usually examined in order to determine which events are initiated by a given PK time level. The miscellaneous control column is always examined. A decision must then be made whether or not deferred addressing is involved, and if deferred addressing is involved, which of the deferred addressing cycles is involved. After the basic PK cycle has been selected, the appropriate memory column is selected, i.e., S, T, U, V_{FF} , or $V_{\overline{FF}}$. The events occurring in any PK time level are then the sum of the events occurring in the selected columns.

16-4.2.2 PK TIME CHART

Initially PK waits in state PK^{00} until a PI^{START}_1 level occurs. It then goes through PK^{22} and in so doing executes the basic PKM memory cycle. If the instruction word, obtained by the memory cycle, calls for a deferred-address, PK goes to PK^{00} and waits for a PI^{START}_2 level to occur. (This wait condition also applies to the start of the ultimate deferred cycle.)

If the instruction does not call for a deferred-address, PK will proceed from PK^{22} to PK^{24} and then either go back to PK^{00} or go on to execute a PKEI cycle depending on the instruction. If a PKEI cycle is executed, PK will proceed through $PK^{31\alpha}$ and then go back to $PK^{00\alpha}$. The various PKEI cycles are discussed under the corresponding instruction headings later.

The specific events taking place while the PK counter is running will now be examined and explained. (The DSK logic will not be discussed since this is covered in detail in the discussion of the CSK timing chart.)

16-4.2.3 MISCELLANEOUS CONTROLS

The events discussed here take place in all the basic PK cycles.

The memory on-off switches are sampled in PK^{00} if QK is also in the QK^{00} state.

The IOI clock pulses to the IO units are generated in $PK^{01\alpha}$ and $PK^{12\alpha}$. These pulses are inhibited if the QK cycle of a TSD overlaps the current PK cycle. (See TSD discussion.)

The remainder of the miscellaneous control pulses involve the X Memory system. $PK^{12\alpha}$ sets the X busy (XB) interlock and initiates the X read cycle. Normally $PK^{13\alpha}$ strobes the contents of XM into X. Under certain conditions, X will be cleared instead of the strobe occurring. For example, this happens if the 00 X Memory register is selected (since this register is thought of as containing ZEROS). X is also cleared by $PK^{13\alpha}$ under the following circumstances. If a change of sequence occurs, XPS is set and a program counter is read out of X_k . After the read out occurs, X_k contains nothing of meaning. If an instruction now occurs in which the N_j bits select the X_k register ($K^{eq J}$), $PK^{13\alpha}$ will clear X. The $K^{eq J}$ condition will also cause XPS to be cleared in $PK^{15\alpha}$. Note that the XWK cycle initiated in $PK^{14\alpha}$ or later during the instruction will write something into the X_k register. Because of this the next time a $K^{eq J}$ type instruction occurs, XPS^0 will be true, X will not be cleared in $PK^{13\alpha}$ and XM will be strobed into X.

$PK^{15\alpha}$ also generates the X parity alarm, if an X parity condition exists (XP_{19}^{ev}).

16-4.2.4 INSTRUCTION WORD CYCLE (NO DEFERRED ADDRESSING)

As soon as the PI^{START}_1 level is generated, PKA is set and DFA is cleared. ($PKA^1 \cdot DFA^0$ indicate to the address decoding system that PK is executing an instruction word in which the content of P selects a memory register.)

$PK^{09\alpha}$ causes a PSAL alarm, if an illegal memory is addressed by P.

The hold and OP instruction word bits in N are jammed into PKIR at $PK^{12\alpha}$. Note that $PK^{11\beta}$ is the latest time at which the memory register in which the instruction is held is strobed into N.

FI is cleared by $PK^{13\alpha}$ for certain instructions whose execution logic makes use of the F Memory during the PK cycle. (See discussion of JOV, JNA, JPA, FLF and FLG.) $FLAG_{42}$ is raised in $PK^{13\alpha}$ as part of the meta bit sensing logic of the Trapping Sequence (see Chapter 15).

For the majority of instructions, the X write counter (XWK) is started in $PK^{14\alpha}$. However for the $PKIR^{XM}$ instructions, XWK is started in $PK^{31\alpha}$ or during a DSK cycle in $PK^{23\alpha}$. The $PKIR^{IND}$ level will be jammed into XAS at $PK^{14\alpha}$ in order to determine whether or not the base address of the instruction is to be indexed.

The execution logic of JPX (06) requires that X be complemented at $PK^{15\alpha}$. (See JPX discussion.) $PK^{15\alpha}$ also causes an OCSAL alarm if PK is trying to execute an instruction with an undefined operation code.

In $PK^{22\alpha}$ a number of decisions are made to determine what activity will follow the current PK cycle. If the conditions for waiting are not present (PI^{WAIT}) PK jumps from $PK^{22\alpha}$ to $PK^{24\alpha}$. If, in addition, an operand is called for by the current instruction, PI_1 is set.

If the conditions for waiting are present (PI^{WAIT}) in $PK^{22\alpha}$, either the conditions for leaving the current sequence are also present ($PI^{LEAVE SEQ}$), in which case PK reverts to PK^{00} and a CSK cycle occurs, or the conditions for leaving the sequence are not present ($PI^{LEAVE SEQ}$), in which case a DSK cycle is initiated and PK goes to the $PK^{23\alpha}$ waiting state. (The FLAG dismissing conditions in $PK^{22\alpha}$ are discussed in conjunction with the TSD timing chart.)

$PK^{23\alpha}$ clears PKA (indicating that the memory cycle is over). PK waits in PK^{23} examining the DSK logic for a decision as to how to proceed.

$PK^{24\alpha}$ jams the hold bit into PI_4 . If the current instruction does not go through $PK^{31\alpha}$ ($PKIR^{DIS}$), then PK reverts to $PK^{00\alpha}$. If the current instruction is not an IOS, the conditions for a change of sequence ($PI^{CH SEQ}$) are examined at the end of the instruction. If these change sequence conditions are present, PI_3 is set as part of the CSI^{START} logic. The $PKIR^{DIS}$ type instructions examine the change sequence conditions again in $PK^{31\alpha}$ at which time IOS is included.

INSTRUCTION WORD CYCLE (DEFERRED ADDRESS). This PK cycle is identical to the previous case, except that the instruction word read out of memory calls for a deferred-address word. Hence it is always followed by an intermediate deferred-address cycle. Once the basic memory cycle (PKM) is complete ($PK^{00} - PK^{22}$), PK goes back to PK^{00} . The memory cycle is essentially the same as the memory cycle for the no-deferred-addressing instruction word cycle. The differences show up in the setting and use of PI_2 and PI_5 .

The latest time at which the instruction is strobed into N is $PK^{11\beta}$. The defer bit ($N_{2,9}$) is examined in $PK^{13\alpha}$. If a deferred-address is called for ($N_{2,9}^1$), PI_2 is set to ONE. Assuming the instruction is defined ($PKIR^{DEF}$), PI_5 is in turn set to ONE in $PK^{14\alpha}$. The conditions ($PI_2^1 \cdot PI_5^1$) that require an intermediate deferred-address cycle to follow the current PK cycle have now been set up.

Jamming PI_5 into XAS in $PK^{14\alpha}$ prevents the base address from being indexed. For this reason the X read-write cycle, while it does occur, doesn't accomplish anything.

At the end of this cycle, as in the previous case, the configuration, hold, and OP code bits of the instruction word are contained in the $PKIR_{CF}$ and $PKIR_{OP}$ registers. The PKIR registers store these bits all through the succeeding intermediate and ultimate deferred cycles (after which they are decoded and used in the normal manner). The output of XA now specifies the address of the first intermediate deferred-address.

INTERMEDIATE DEFERRED-ADDRESS CYCLE. PK waits in PK^{00} until the PI^{START}_2 conditions are satisfied. When this occurs, the output of the X Adder is jammed into Q. DFA and PKA are also set in $PK^{00\alpha}$ when the PI^{START}_2 conditions are satisfied. $PKA^1 \cdot DFA^1$ now indicates that Q contains the address of an intermediate address and that Q can select a memory register.

If the deferred-address strobed into N has a defer bit in the ONE state ($N_{2,9}^1$), the current intermediate deferred-address cycle will be followed by another intermediate deferred-address cycle. During the first intermediate deferred cycle XAS will be in the ZERO state from PK^{00} through $PK^{14\alpha}$, $QKIR_{CF}$ will be cleared at $PK^{01\alpha}$ and the N_J bits will be jammed into $QKIR_{CF_{9-4}}$ at $PK^{06\alpha}$. XAS is set to ONE by jamming PI_5 into XAS in $PK^{14\alpha}$. In all the succeeding intermediate deferred-address cycle the content of $QKIR_{CF}$ will not be altered. The fact that XAS is now set to ONE causes the deferred base address, represented by the base address bits ($N_{2,1}$), to be indexed in all the intermediate deferred-address cycles.

Finally a deferred-address is strobed into N in which the defer bit is a ZERO ($N_{2,9}^0$). This causes PI_5 to be cleared to ZERO at $PK^{14\alpha}$, and the next PK cycle to be an ultimate deferred-address cycle.

Note that in each intermediate address cycle $FLAG_{42}$ can be raised on the $PK^{13\alpha}$ as part of the sense metabit logic of the Trapping Sequence.

ULTIMATE DEFERRED-ADDRESS CYCLE. PKA is cleared in the $PK^{00\alpha}$ state of the ultimate deferred cycle indicating a memory element register will not be strobed into N during this cycle.

PK waits in PK^{00} for the PI^{START}_2 condition to occur. This condition allows the console stop-start control to control the start of this cycle. When PI^{START}_2 occurs DFA is set to ONE and the output of XA is jammed into Q, but these events do not influence the operation of the computer.

The ultimate deferred-address is now formed in $N_{2,1}$ by the following steps. The contents of E is temporarily stored in M and E is cleared. The content of $QKIR_{CF_{9-4}}$ (the original J bits) is then placed in $E_{3,6-3,1}$ and at the same time the output of the XA is placed in $E_{2,1}$.

$N_{4,2,1}$ is cleared and the content of E is loaded into N. N_J now contains the original J bits, $N_{2,1}$ contains the deferred-address formed in XA during the previous intermediate deferred cycle, and the remainder of N contains ZEROS. The original H, CF, and OP bits, however, are still in $PKIR_{CF}$ and $PKIR_{OP}$. Note that N and $PKIR_{CF}$ and $PKIR_{OP}$ are all set up by $PK^{13\alpha}$. The balance of the PK cycle is similar to the corresponding cycle for an instruction word in which there is no deferred addressing. $PK^{13\alpha}$ clears PI_2 thereby removing the last indication of the deferred addressing cycles.

16-4.2.5 MEMORY CYCLES

S MEMORY CYCLE (PKM^S). Two tapped delay lines are used to set the two read flip-flops SR_U and SR_V . The read current in the memory occurs when both flip-flops have been set. The SR_V SET delay line is pulsed at $PK^{02\beta}$ and the SR_U SET delay line is pulsed at $PK^{03\beta}$.

The write current is turned on by pulsing the SR_V and SR_U CLEAR delay lines. The SR_V CLEAR delay line is pulsed at $PK^{11\alpha}$ and the SR_U CLEAR delay line is pulsed at $PK^{12\beta}$. The write current is not actually turned on until both the SR_V and SR_U flip-flops have been cleared. The inhibit currents are turned on by pulsing the SINH SET delay line. This occurs 0.2 microsecond before SR_U is cleared. The write cycle extends from $PK^{13\alpha}$ through $PK^{22\alpha}$.

The memory word is strobed into N by pulses from the strobe delay lines. This line is pulsed at $PK^{10\beta}$. If the memory word is read out incorrectly (NP_{38}^{ev}), the parity circuits will cause an NPAL alarm in $PK^{13\alpha}$.

The reasons for clearing $N_{4,2,1}$ in $PK^{10\alpha}$ involve the execution logic for specific instructions rather than the requirements of the basic memory cycle and are discussed elsewhere in the chapter.

T AND U MEMORY CYCLES (PKM^T AND PKM^U). The T and U memory cycles are identical and are in fact very similar to the S Memory cycle. However, here the read and write currents are determined by the read and write flip-flops directly.

The T (U) read delay line is pulsed at $PK^{01\alpha}$. Pulses from this line both set and clear the TR (UR) read flip-flops. PK then jumps to $PK^{09\alpha}$. The memory register is strobed into N at $PK^{10\beta}$. The delay line is tapped so as to set the TINH (UINH) flip-flop before the TW (or UW) flip-flop. At the end of the write time, TW (UW) and then TINH (UINH) are cleared. The other PK Memory logic is identical to that found above under the S Memory cycle description.

V_{FF} MEMORY CYCLE (PKM_{VFF}). This memory cycle has several peculiarities. In the case of the S, T and U memory cycles, the word selected in memory was strobed directly into N. In the present case, N is always loaded from E. This is done by temporarily storing the content of E in M, and at the same time clearing E. The selected V_{FF} register is then loaded into E. The content of E is then loaded into N and then E is restored by transferring the content of M into E.

Certain conditions can cause PK to wait in PK^{02} . If E is busy (EB^1), if M is busy (QB^1) or if the V_{FF} Memory register is in the Arithmetic Element and the Arithmetic Element is currently busy ($QB^1 + AEB$), PK must wait in $PK^{02\alpha}$. (The DSK logic which can occur in $PK^{02\alpha}$ will be discussed in conjunction with the CSK timing chart.)

Note that the content of N does not need to be rewritten in the selected V_{FF} register.

V_{FF} MEMORY CYCLE (PKM_{VFF}). In this case, the selected V_{FF} register is loaded directly into N without going through E and there is no rewrite cycle. For these reasons, the PKM_{VFF} logic is very simple and consists only of the strobe pulse at $PK^{11\beta}$.

16-4.3 QK CYCLES

16-4.3.1 INTRODUCTION

QK

The QK counter runs only during those instructions that have an operand cycle. The counter's basic function is to control the operand word's memory read-write cycle. The QK cycle is always preceded by the associated PK cycle. Once the QK counter starts it always completes the entire operand cycle before another QK cycle can begin. If the operand is stored in the V_{FF} Memory it is possible that QK may have to wait in $QK^{03\alpha}$ until the interlock conditions for proceeding have been satisfied.

The QK timing chart requires that the contents of three columns be examined to determine what events are initiated in any given QK time level. The Interlock columns, the Alarm and Miscellaneous Controls columns and one of the five Memory Cycle columns must be selected and examined.

16-4.3.2 BASIC QK CYCLE

QK waits in QK^{00} until the QI^{START} level occurs. At this time QK begins counting and the following events take place:

- 1) The content of $PKIR_{OP}$ is copied into $QKIR_{OP}$.
- 2) If PK is in PK^{00} , the memory on-off switches are sampled.
- 3) The address of the operand used by the current instruction is copied from XA into Q.
- 4) Several interlock conditions are set up which indicate such things as QK has started and is running (QB^1), Q can select a memory register (QKA^1) and E is busy (EB^1).

The time level in the QK cycle at which PI_1 is cleared (PI_1^0 indicates another PK or CSK cycle can begin) depends on the specific OP code being executed. Similarly the XWK and FK counters are started at the time in the QK cycle required by the execution logic of the particular OP code.

QB is cleared in QK^{31} , anticipating by 0.4 microsecond the completion of the QK Memory cycle and the completion of the use of the Q and M registers.

When an illegal memory address is decoded (e.g., an address in a memory which is turned off), a QSAL alarm will occur at $QK^{09\alpha}$.

If the meta bit is a ONE and if the toggle switch indicating that the operator is trapping on operand word metabits is set (TM^1), then the synchronizer in the Trapping Sequence will be set to a ONE ($\xrightarrow{1} SYN_{TRAP}$) at $QK^{13\alpha}$.

Parity logic prevents M from being altered unless the $\overline{MPA}$ level is present. One of the conditions that causes the $\overline{MPA}$ to be generated is MPS^1 . Since it is desirable to alter M during the read portion of the QK Memory cycle, independent of the parity logic, MPS is always set to ONE at $QK^{01\alpha}$ and cleared at $QK^{11\alpha}$ (if MPAL is not suppressed). After the memory is strobed into M (normally $QK^{11\beta}$), the MPA level will depend on factors other than MPS^1 , e.g., parity conditions.

Parity is not checked in the V memories. The time at which parity is checked in the S, T and U memories depends on the specific OP code. Those OP codes which skip over $QK^{12\alpha}$ will set up the parity circuits during $QK^{13\alpha}$ and check for a parity alarm in $QK^{14\alpha}$. Most other OP codes set up the parity circuits in $QK^{12\alpha}$ and check for a parity alarm in $QK^{13\alpha}$, but some do not check the parity until $QK^{18\alpha}$. Note that the $QKIR^{LOAD}$ instructions rewrite while checking parity, while the $QKIR^{STORE}$ instructions must compute parity after checking parity before rewriting. INS is a special case and will be discussed in the INS OP Code Timing Chart.

16-4.3.3 MEMORY CYCLES

Tapped delay lines are used to set the two read flip-flops SR_U and SR_V . The read current in the memory occurs when both flip-flops have been turned on. The SR_V delay line is pulsed at $QK^{02\beta}$ and the SR_U delay line at $QK^{03\beta}$.

M is cleared in $QK^{09\alpha}$ in anticipation of the S Memory strobe into $M(SM \xrightarrow{1} M)$ at $QK^{10\beta}$.

The write current is turned on by pulsing the SR_V and SR_U CLEAR delay lines. SR_V is cleared at $QK^{11\alpha}$; SR_U is cleared at $QK^{13\beta}$ for $QKIR^{LOAD}$ instructions and at $QK^{21\beta}$ for $QKIR^{STORE}$ instructions. The write current is not actually turned on until both the SR_V and SR_U flip-flops have been cleared.

The inhibit currents are turned on by pulsing the SINH SET delay line. This occurs 0.2 microsecond before SR_U is cleared.

The write cycle (QK^{13} or 21 through QK^{31}) begins earlier for $QKIR^{LOAD}$ instructions than for $QKIR^{STORE}$ instructions, so QK jumps from QK^{23} to QK^{31} for the $QKIR^{LOAD}$ instructions and from QK^{25} to QK^{31} for the $QKIR^{STORE}$ instructions.

The same operand that is written back into memory during the WRITE portion of the memory cycle is usually copied into E by an "ultimate pulse" ($M \xrightarrow{Q1} E$). This occurs at $QK^{21\alpha}$ for all the $QKIR^{STORE}$ instructions that do not select E ($\overline{QKIR^E}$), and at $QK^{23\alpha}$ for all the $QKIR^{LOAD}$ instructions (except SPG) that do not select E . Note that EB is cleared ($\xrightarrow{L0} EB$) at the same time the ultimate pulse is fired off.

QK can jump states in QK^{13} through QK^{21} depending on the requirements of the OP code. These jumps are independent of memory considerations.

T AND U MEMORY CYCLES (QKM^T AND QKM^U). The T and U Memory cycles are identical and are in fact very similar to the S Memory cycle.

However, here the read and write currents are determined by the read and write flip-flops directly.

The T (U) read delay line is pulsed at $QK^{01\alpha}$. QK then jumps to $QK^{09\alpha}$. The memory is strobed into M at $QK^{11\beta}$. During this read time the TR (UR) read flip-flop is turned on and then off.

In the case of the $QKIR^{LOAD}$ instructions, the "inhibit and write" delay line is pulsed at $QK^{13\alpha}$. In the case of the $QKIR^{STORE}$ instructions the delay line is pulsed at $QK^{23\alpha}$. The delay line is tapped so as to set the $TINH$ (UINH) flip-flop before the TW (UW) flip-flop. At the end of the write time, TW (UW) and then $TINH$ (UINH) are cleared. The other QK logic is identical to that found above under the S Memory cycle description.

V_{FF} MEMORY CYCLE (QKM^{VFF}). This memory cycle has several peculiarities. In the case of the S, T and U Memory cycles, the word selected in memory was strobed into M essentially at QK^{11} . Note that up to this time E is undisturbed. In the present case it is also desirable to have the word selected in the V_{FF} Memory in M by QK^{11} . However, the route from V_{FF} to M is through E , and the original content of E must be momentarily displaced and then replaced in E by QK^{11} . This is accomplished as follows:

At $QK^{02\alpha}$ the content of E is copied into M , and E is cleared.

At this point the execution logic depends on which of two cases exist. In Case 1, the selected V_{FF} register is not E (VMD^E); in Case 2, the selected V_{FF} register is E.

Consider Case 1. When the waiting state logic in $QK^{03\alpha}$ permits, the content of the selected V_{FF} Memory (A,B,C or D) is copied into E. QK now jumps to $QK^{09\alpha}$ where M and E are interchanged. M now contains the content of the selected V_{FF} register and E contains its own original content.

In Case 2, E is cleared and M contains the original content of E (i.e., the content of the selected V_{FF} register) at the end of $QK^{02\alpha}$. Nothing happens in $QK^{03\alpha}$ and QK jumps from $QK^{03\alpha}$ to $QK^{09\alpha}$. M is now copied into E. Both M and E now contain the same thing, i.e., the content of the selected V_{FF} register.

M is not cleared in $QK^{09\alpha}$. As a result any operation on the metabit uses the metabit left there by the previous QK Memory cycle.

Note that no read or write cycles in the sense of the S, T and U Memory are involved in the V memories. Everything is accomplished by simple register transfers. For this reason no parity checking or parity computing is involved. QK therefore jumps from QK^{11} to QK^{13} .

The write cycle, which occurs during $QKIR^{STORE}$ type instructions, is complicated by the question of whether or not a STE instruction is being performed. As before, there are two cases. In Case 1, the selected register is not E (VMD^E); in Case 2, the selected V_{FF} register is E.

In Case 1, the content of M is copied into E from M and, if this is a STE, E is saved in M at $QK^{21\alpha}$. The selected V_{FF} register (A,B,C or D) is cleared at $QK^{22\alpha}$ and E copied into the register at QK^{23} . In all instructions except SPG the ultimate pulse copies M into E at QK^{23} . At this time, if this is a STE, E is also reset from M.

In Case 2, nothing occurs at QK^{21} unless a STE is being performed. The content of M and E are interchanged if this is a STE. Nothing happens in $QK^{22\alpha}$, but in QK^{23} the content of M is copied back into E again only if this is a STE instruction which selects E.

V_{FF} MEMORY CYCLE ($QKM^{V_{FF}}$). In this memory cycle, M is cleared in $QK^{09\alpha}$ as usual and the V toggle switch memory register is copied into M in $QK^{11\alpha}$.

Since no write cycle is involved and there are no parity checking requirements, QK jumps from QK^{11} to QK^{13} and from QK^{23} to QK^{31} .

The ultimate pulse logic is the same as that for the S, T and U memories.

QK TIME LEVELS	INDEPENDENT OF QK MEMORY			QK MEMORY CYCLE				QK TIME LEVELS
	INTERLOCKS	ALARMS & MISCELLANEOUS CONTROLS	S MEMORY CYCLE (QKM ^S)	T MEMORY CYCLE (QKM ^T)	U MEMORY CYCLE (QKM ^U)	VFF MEMORY CYCLE (QKM ^{VFF})	VFF MEMORY CYCLE (QKM ^{VFF})	
00	QI ^{start} · PKIR ¹² · PKIR ¹³ → L ₁ → PI ₁ QI ^{start} → L ₁ → QB " → L ₁ → EB " → L ₁ → QKA QI ^{start} → L ₁ → QKA QI ^{start} · PKIR ¹² · PKIR ¹³ → L ₁ → FK	QI ^{start} → QK ¹ → QK QI ^{start} → PKIR ¹² → QKIR ¹² PKIR ¹³ → SM ^{off} → SMOFF " → TM ^{off} → TMOFF " → UM ^{off} → UMOFF	QI ^{start} → XA → Q	QI ^{start} → XA → Q	QI ^{start} → XA → Q	QI ^{start} → XA → Q	QI ^{start} → XA → Q	α 00
01	L ₁ → MPS			TMOFF ⁰ → PULSE TR DE LINE L ₁ → QK	UMOFF ⁰ → PULSE UR DE LINE L ₁ → QK			α 01
02			SMOFF ⁰ → L ₁ → SR _V			MPA → L ₁ → E MPA → E → M	L ₁ → QK	α 02
03			SMOFF ⁰ → L ₁ → SR _U			VMD ^E · AEB → VFFM → E VMD ^E · AEB → L ₁ → QK QR ¹ → QK		α 03
04								α 04
05								α 05
06			L ₁ → QK					α 06
09	QKIR ¹² · QKIR ¹³ → L ₁ → PI ₁	QKM ¹² → L ₁ → QSAL	MPA → L ₁ → M	MPA → L ₁ → M	MPA → L ₁ → M	VMD ^E · MPA → M → E VMD ^E · MPA → E → M	MPA → L ₁ → M	α 09
10	MPAL _{sup} → L ₁ → MPS		SM → M					β 10
11			QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ · QKIR ¹⁵ → L ₁ → QK	QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ · QKIR ¹⁵ → L ₁ → QK	QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ · QKIR ¹⁵ → L ₁ → QK		L ₁ → QK	α 11
12				TM → M	UM → M			β 12
13	QKIR ¹² · QKIR ¹³ → L ₁ → FK	QKM ^V · QKM ¹² · (QKIR ¹² + QKIR ¹³ + QKIR ¹⁴) · MP ¹² → L ₁ → MPAL	SMOFF ⁰ · QKIR ¹² → L ₁ → SINH QKIR ¹³ → L ₁ → QK	TMOFF ⁰ · QKIR ¹² → PULSE TANH & TW DE LINE QKIR ¹³ → L ₁ → QK	UMOFF ⁰ · QKIR ¹² → PULSE UINH & UR DE LINE QKIR ¹³ → L ₁ → QK		QKIR ¹³ → L ₁ → QK	α 13
14	QKIR ¹² · QKIR ¹³ → L ₁ → PI ₁	QKM ^V · QKM ¹² · (QKIR ¹² + QKIR ¹³) · MP ¹² → L ₁ → MPAL M ¹² · TM ¹² → L ₁ → SYN TRAP	QKIR ¹² + QKIR ¹³ → L ₁ → QK QKIR ¹² + QKIR ¹³ → L ₁ → QK	QKIR ¹² + QKIR ¹³ → L ₁ → QK QKIR ¹² + QKIR ¹³ → L ₁ → QK	QKIR ¹² + QKIR ¹³ → L ₁ → QK QKIR ¹² + QKIR ¹³ → L ₁ → QK	QKIR ¹² + QKIR ¹³ → L ₁ → QK QKIR ¹² + QKIR ¹³ → L ₁ → QK	QKIR ¹² + QKIR ¹³ → L ₁ → QK QKIR ¹² + QKIR ¹³ → L ₁ → QK	α 14
15								α 15
16	QKIR ¹² → L ₁ → PI ₁							α 16
17			QKIR ¹² → L ₁ → QK	QKIR ¹² → L ₁ → QK	QKIR ¹² → L ₁ → QK	QKIR ¹² → L ₁ → QK	QKIR ¹² → L ₁ → QK	α 17
18		QKM ^V · QKM ¹² · QKIR ¹² · MP ¹² → L ₁ → MPAL						α 18
19								α 19
20								α 20
21	QKM ^{VFF} · QKIR ¹² → L ₁ → EB PKIR ¹² → L ₁ → PI ₁		QKIR ¹² · SMOFF ⁰ → L ₁ → SINH QKIR ¹² · QKIR ¹³ → M → E	TMOFF ⁰ · QKIR ¹² → PULSE TANH & TW DE LINE QKIR ¹³ → M → E	UMOFF ⁰ · QKIR ¹² → PULSE UINH & UR DE LINE QKIR ¹³ → M → E	QKIR ¹² · MPA → E → M (QKIR ¹² · QKIR ¹³) + (QKIR ¹² · QKIR ¹⁴) → M → E	QKIR ¹² · QKIR ¹³ → M → E	α 21
22	QKIR ¹² · QKIR ¹³ → L ₁ → VWK					QKIR ¹² · (VMD ^E + VMD ^E + VMD ^E + VMD ^E) → L ₁ → VFFM		α 22
23	QKIR ¹² → L ₁ → EB		QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ → M → E QKIR ¹² → L ₁ → QK	QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ → M → E QKIR ¹² → L ₁ → QK	QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ → M → E QKIR ¹² → L ₁ → QK	(QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ · QKIR ¹⁵) + (QKIR ¹² · VMD ^E) → M → E QKIR ¹² · (VMD ^E + VMD ^E + VMD ^E + VMD ^E) → E → VFFM L ₁ → QK	QKIR ¹² · QKIR ¹³ · QKIR ¹⁴ → M → E L ₁ → QK	α 23
24								α 24
25			L ₁ → QK	L ₁ → QK	L ₁ → QK			α 25
31	L ₁ → QB QKIR ¹² → L ₁ → VWK		L ₁ → SINH					α 31

QKIR_{op} CLASS DECODER LEVELS

QKIR^A = QKIR¹² + QKIR¹³ + (QKIR¹² · QKIR¹³) · QKIR¹⁴
QKIR^B = QKIR¹² + QKIR¹³ + QKIR¹⁴
QKIR^C = QKIR¹² + QKIR¹³
QKIR^D = [(QKIR¹² + QKIR¹³) · QKIR¹⁴] + (QKIR¹² · QKIR¹³) · QKIR¹⁴
QKIR^E = [(QKIR¹² + QKIR¹³) · QKIR¹⁴] + QKIR¹⁴ · QKIR¹⁵
QKIR^{AK} = QKIR¹² + QKIR¹³ + (QKIR¹² · QKIR¹³)
QKIR^{AESK} = QKIR¹² · QKIR¹³ · QKIR¹⁴
QKIR¹² = QKIR¹² + QKIR¹³ + (QKIR¹² · QKIR¹³)
QKIR¹³ = QKIR¹³ + (QKIR¹² · QKIR¹³)
QKIR¹⁴ = (QKIR¹² · QKIR¹³) + [(QKIR¹² + QKIR¹³) · QKIR¹⁴] + [QKIR¹² · (QKIR¹³ + QKIR¹⁴)]
QKIR¹⁵ = QKIR¹² + QKIR¹³ + QKIR¹⁴ + QKIR¹⁵ + [(QKIR¹² + QKIR¹³) · QKIR¹⁴] + [(QKIR¹² + QKIR¹³) · QKIR¹⁵] + [(QKIR¹² + QKIR¹³) · QKIR¹⁶]
QKIR¹⁶ = QKIR¹² + QKIR¹³ + QKIR¹⁴ + QKIR¹⁵ + [(QKIR¹² + QKIR¹³) · QKIR¹⁴] + [(QKIR¹² + QKIR¹³) · QKIR¹⁵] + [(QKIR¹² + QKIR¹³) · QKIR¹⁶]
L₁ → MPAL = [(QKIR¹² + QKIR¹³ + QKIR¹⁴) · QKIR¹⁵] + [(QKIR¹² + QKIR¹³) · QKIR¹⁶] + [(QKIR¹² + QKIR¹³) · QKIR¹⁷]

INTERLOCK CONTROL LEVELS

QI^{start} = START¹ · QKS⁰ · PI¹ · PI¹
QKM¹² = (SMOFF⁰ · QKM¹²) + (TMOFF⁰ · QKM¹²) + (UMOFF⁰ · QKM¹²) + QKM¹²
MPA = MP¹² · QKM¹² · QKS⁰ · MP¹²
AEB = AEB¹ + (QKIR¹² · QKIR¹³ · QKIR¹⁴ · QKIR¹⁵)
AEB = AK¹²

QK TIMING CHART

16-5 PK-QK INSTRUCTION CYCLES

16-5.1 INTRODUCTION

The timing charts in this section tabulate the sequence of logic used in the execution of specific instructions. These timing charts fall into three basic classes:

- Class A. Instructions which do not use an operand. The instruction timing charts cover the PKEI (PK extended instruction) cycle (PK^{25} through PK^{31}).
- Class B. Instructions which use an operand and have an extended PK cycle, i.e., a PKEI cycle. The instruction timing charts cover the PKEI cycle (PK^{25} through PK^{31}) and the operand instruction cycle (QK^{00} through QK^{31}).
- Class C. Instructions which use an operand and have a simple PK cycle. The instruction timing charts cover the operand instruction cycle (QK^{00} through QK^{31}).

While there are some 35 OP codes discussed in this section, there are certain sequences of pulses which appear in more than one OP code. For example, in all load type instructions there is a sequence of pulses that initiates the configuration-sign extension pattern. Isolated pulses also occur which serve a common purpose in the instruction in which they are fired off. For example, in Class B and C instructions an "ultimate pulse" is fired off in $QK^{23\alpha}$. This pulse copies the operand written into the Memory Element register also into the E register.

The basic pattern of configuration pulses is very similar for all the configurable instructions, whether of a load or store type. An inverse permutation pulse is fired off in $PK^{11\beta}$. If a LOAD type instruction is involved, the content of M is transferred into E under permuted activity control in $PK^{13\alpha}$. If a STORE type instruction is involved, the content of E is transferred into M under permuted activity control in $PK^{13\alpha}$. A direct permutation pulse is then fired off in $PK^{13\beta}$.

The brief discussion accompanying each timing chart in this section consists of three parts:

- OP CODE DESCRIPTION - a simple non-rigorous description of the OP code is given.
- SPECIAL FEATURES - a list of the special features or unusual characteristics of the instruction is given, e.g., special logical transfers, special sampling nets, special counter activity, etc.
- DETAILS - a discussion of the significance of the timing chart pulses is given.

The types of figures used to illustrate the timing charts or supplement the discussion vary in format somewhat depending on the OP code. Most figures contain two types of information. A picture is given illustrating the register transfers that occur during the instruction execution. The circled numbers on these illustrations indicate the relative order in which the transfers occur, e.g., 3 occurs after 2 and before 4. The heavy arrows indicate the transfers of major significance in the logic. The lighter arrows indicate transfers that may restore registers or provide some secondary function. The tables accompanying the figures, give the content of the registers as a result of the pulses fired off by the indicated time level. Lower case letters have been used to indicate the content of the registers before the instruction execution phase begins. For example, b represents the original content of register B, m the original content of register M, y the content of the selected Memory Element register, etc. The following symbology has also been used:

- b_p - the register contains the inverse permutation of the original content of B.
- y_{ap} - the original operand has been transferred into the register under permuted activity control.
- y_{CF} - the register contains the configured operand.
- y_{CFSE} - the register contains the configured operand with its sign extended.
- $b|y_{CF}$ - the inactive quarters of the register contain the original contents of the corresponding quarters of B; the active quarters contain the configured operand.

In some cases the specific contents of each quarter of the register have been spelled out to indicate more clearly what is taking place. For example,

$$\boxed{y} = \boxed{y^4 \mid y^3 \mid y^2 \mid y^1}$$

etc.

The OP codes fall in several broad categories. Within a category the OP codes have certain common features or functional similarities. There also exists within the broad categories subcategories where the similarity of OP codes becomes even more striking. The broad categories are:

- OPR (IOS and AE) - in these instructions the address bits have a special function.

X Memory Instructions (JPX and JNX; AUX; RSX; ADX; DPX; and EXX) - in these instructions either a logical decision to skip or jump is made, based on the contents of one of the X Memory registers, or a load or store operation (simple or complex) occurs that involves the X Memory.

F Memory Instructions (FLF, FLG, SPF and SPG) - these are load and store instructions involving the F Memory.

Load and Store Type Instructions Involving the Arithmetic Element Registers - several sub-groupings of these instructions can be made depending on what features are being examined, e.g.,

- 1) LDA, LDB, LDC, LDD
- 2) LDA, ITA, UNA, EXA
- 3) STA, STB, STC, STD
- 4) STA, INS
- 5) LDA, STA, EXA, LDB, STB, LDC, STC, LDD, STD, etc.

In some of these instructions, the load or store logic is both complex and obscure, e.g., INS.

Load and Store Type Instructions Involving the E Register (LDE, ITE, STE)

Jump on Arithmetic Element Type Instructions (JOV, JPA, JNA) - these are logical instructions which sample registers or flip-flops and make jump decisions based on their contents.

COM, TSD and SKM are somewhat unique instructions, although the pattern of their execution logic is found in other instructions. TSD is similar to the LD- and ST- instructions depending on whether an input or output unit is involved. COM has some of the characteristics of both the LDE and STE instructions.

Undefined Operation Codes The operation code values 00, 01, 02, 03, 04, $N_{2.8}^1$, 13, 23, 33, 45, 50, 51, 52, 53, 63, 73 are undefined. All of these operation codes will cause OCSAL to be set at $PK^{15\alpha}$ of this instruction word cycle (the initial PK cycle if no deferred address is requested or the ultimate PK cycle if a deferred address is requested). PK will then return to $PK^{00\alpha}$ from $PK^{24\alpha}$ and wait for the alarm condition to be removed if this condition stopped the computer. Note that when $K^{eq J}$ that the undefined operation codes have no effect on the computer other than to advance the content of P by one (if $K^{eq J}$ then XPS is cleared).

OP CODE DESCRIPTION. The function of this OP code is determined by the base address portion of the instruction word, i.e., $N_{2.8} - 1.1$. The basic differentiation in function is determined by $N_{2.8} - 2.7$. Thus,

$N_{2.8} - 2.7$		INSTRUCTION
0	0	IO OPERATION (IOS)
0	1	AE OPERATION (AOP)
1	0	UNDEFINED
1	1	UNDEFINED

If either of the two undefined instructions are executed an OCSAL alarm will be generated at $PK^{15\alpha}$.

These instructions have an extended PK cycle (instruction execution phase), and no QK cycle, i.e., no operand is obtained from memory.

The IOS instruction is discussed in detail in Chapter 15 on the In-Out Element, while AOP instruction is discussed at length in Chapter 14 on the Arithmetic Element. Brief discussions of the execution logic of each instruction is included in the descriptions of the IOS and AOP timing chart.

OPERATE (IN-OUT SELECTION: $N_{2.8}^0 \cdot N_{2.7}^0$)

OP CODE DESCRIPTION. IOS is used to control and/or report on the state of the In-Out system, as well as to raise and lower flags in the Sequence Selector. It is one of the variations of the OPR instruction. It is also a non-configurable and non-indexable type instruction.

SPECIAL FEATURES. IOS has an extended PK cycle (PK^{25} through PK^{31}) and no QK cycle. The base address bits $N_{2.6} - 1.1$ are used to determine the type of IOS executed. The significance of the instruction word bits is shown in the accompanying table. Note that only CF_5 and CF_1 of the configuration bits are used, and that $N_{2.8}^{00} - 2.7$ distinguish this as an OPR^{IOS} instruction.

OPR ^{IOS}
04

DETAILS. Since an IOS 3X,XXX or 6X,XXX is used to change the operating mode of an IO unit, an IOSAL will occur if the selected unit is in the MAINTenance mode at $PK^{24\alpha}$.

In a "report" type IOS (CF_1^1), E is cleared preliminary to the transfer of information into E. This clearing occurs in $PK^{25\alpha}$ when E is not busy (EB^0).

$PK^{25\alpha}$ is a waiting state and depends on the following conditional logic:

$$PK^{25\alpha} (EB^1 + QB^1) \supset \overline{PK} + 1 \longrightarrow PK$$

E must be free, since an IOS "report" into E will occur in $PK^{26\alpha}$ if CF_1^1 . It is also important that the current IOS not upset the mode of the IO unit of the current sequence, since a data transfer during the QK cycle of a TSD can still be taking place. Also, if the IOS refers to the Trapping Sequence, it must not change the set meta bit mode during a QK cycle. For these reasons IOS is held up in $PK^{25\alpha}$ until the previous QK cycle is completed (QB^0) or in the case of SPG, until the FK cycle is completed. (FK clears EB in this case, instead of QB.)

The information placed in bits 3.6 - 3.1 of E is simply the number of the specified IO unit. The information placed in the remaining bits of E report on the situation at the IO unit and in the Sequence Selector before this situation is changed by the IOS.


The new modes specified by the IOS type are established by pulses generated at $PK^{26\alpha}$. Note that changes in the operating mode of an IO unit are prevented if the specified IO unit is in the MAINTenance state.

A complete discussion of the effect of 20000, 3XXXX and 6XXXX is given in Chapter 15 under each IO unit.

If CF_5^1 the $PKIR^{DIS REQ}$ level will be generated and, if the hold bit is a zero, a dismiss will occur. The flag will be lowered in $PK^{25\alpha}$, and either PI_3 or CSK_4 will be set in PK^{31} . However, the IOS will not dismiss if it also raises the flag of the current sequence ($K^{eq J} \cdot N_{2.6}^{101} - 2.4$). In this case the flag lowering in PK^{25} is offset by the flag raising in PK^{26} , so that in fact the flag is left raised at the end of the instruction. PK goes through four states (1.6 microseconds) after PK^{26} before sampling the interlock nets in order to allow them to set up properly after the mode pulses.

OPERATE (IN-OUT SELECTION: $N_{2.8}^0 \cdot N_{2.7}^0$)

24	α	IOCM ^{maint.} ($N_{2.6-2.4}^{110} + N_{2.6-2.4}^{011}$) . . . $\supset$	$\overline{1} \rightarrow \text{IOSAL}$
25	α	$EB^1 + QB^1$ $\supset$ $EB^0 \cdot PKIR_{cf_1}^1$ $\supset$ $PKIR_h^0 \cdot PKIR^{dis\ reg.} \cdot \overline{KD^{00}}$. . . $\supset$	$\overline{PK^1} + 1 \rightarrow PK$ $\overline{10} \rightarrow E$ $\xrightarrow{KD} \text{dismiss} \rightarrow \text{Flag}$
26	α	$PKIR_{cf_1}^1$ $\supset$ $N_{2.6-2.4}^{010}$ $\supset$ $(N_{2.6-2.4}^{011} + N_{2.6-2.4}^{110}) \cdot \overline{\text{IOCM}^{maint.}}$. . . $\supset$ $N_{2.6-2.4}^{100}$ $\supset$ $N_{2.6-2.4}^{101}$ $\supset$	$\text{IOBM} \xrightarrow{j} E; N_{3.6-3.1} \xrightarrow{1} E_{3.6-3.1}$ $\overline{10} \diamond \overline{ND} \rightarrow C$ $\overline{10} \diamond \overline{ND} \rightarrow \text{Mode} + \text{Select} \diamond \text{IOC}$ $\overline{10} \diamond \overline{ND} \rightarrow \text{Flag}$ $\overline{10} \diamond \overline{ND} \rightarrow \text{Flag}$
27	α		
28	α		
29	α		$\overline{131} \rightarrow PK$
31	α	$Pich\ seg$ $\supset$ $PKIR_h^0 \cdot PKIR^{dis\ reg.} \cdot \overline{SSatt\ reg.}$. . . $\supset$	$\overline{11} \rightarrow PI_3$ $\overline{11} \rightarrow CSK_4$



① "REPORT" IS INDEPENDENT OF THE REST OF THE INSTRUCTION.

REPORTS ARE:

- E_{2.9} = FLAG
- E_{2.8} = BUFFER STATUS
- E_{2.7} = MAINTENANCE
- E_{2.6} = CONNECT
- E_{2.5} = C'. EIA
- E_{2.4} = C'. MISIND

OP CLASS DECODER LINES UP:

$$PKIR_{cf5}^1 \cdot (K_{eqJ} \cdot N_{2.6-2.4}^{101}) \cdot > PKIR_{dis}^{req}$$

$$\begin{aligned} \frac{I_{select}}{N_D} \diamond IOC &= \frac{N_{2.6-2.4}^{110}}{IOB \xrightarrow{N_D} E} \cdot PKIR^{ios} \\ IOC \xrightarrow{N_D} E &= \frac{IOB \xrightarrow{N_D} E}{IOB \xrightarrow{N_D} E} \end{aligned}$$

② VALUES 1 THRU 37 CAUSE THE INSTRUCTION TO BE IGNORED. ONLY VALUES 0 AND 40 THRU 77 ARE ACCEPTABLE.

$$CSK_4' \cdot PK^{00d} \cdot K_{3.6}' \Rightarrow KD \neq K$$

($K_{3.6}$ IS MADE TO LOOK LIKE A ZERO INTO THE K DECODER)

NOTE: COMPUTER PRESET WILL CLEAR C. THE TRANSITION OF C TO THE "ONE" STATE WILL CLEAR MISIND & STATUS IN AN INPUT UNIT AND CLEAR MISIND AND SET STATUS IN AN OUTPUT UNIT.

C.A.N 7-11-61

OPERATE (ARITHMETIC ELEMENT: $N_{2.8}^0 \cdot N_{2.7}^1$)

OP CODE DESCRIPTION. AOP allows the programmer to operate on existing data in the Arithmetic Element with any one of a number of defined AK type instructions without obtaining an operand from memory. It is one of the variations of the OPR instruction. AOP is a non-configurable and non-indexable type instruction.

SPECIAL FEATURES. AOP has an extended PK cycle (PK^{25} through PK^{31}) and no QK cycle. The base address bits $N_{2.6} - 1.1$ are used to determine the specific AK type instruction executed. The significance of the instruction word bits is shown in the accompanying table. Note that the $N_{4.8} - 4.4$ bits are not used, and that $N_{2.8}^{01} - 2.7$ distinguish this as an OPR^{AE} instruction.

OPR ^{AE} 04

DETAILS. $PK^{25\alpha}$ is a waiting state conditioned by the following logic:

$$QB^1 + AEB \supset \overline{PK} + 1 \longrightarrow PK$$

QB^1 and AEB simply insure that the QK and AK cycles of any previous instructions are finished. The $N_{2.6} - 1.4$ bits are also jammed into $AKIR_{CF}$ and $AKIR_{OP}$ in $PK^{25\alpha}$.

$PK^{26\alpha}$ initiates the AK counter which executes the instruction logic specified by the contents of $AKIR_{CF}$ and $AKIR_{OP}$.

If an undefined Arithmetic Element operation code is specified in $AKIR_{OP}$ by AOP, an OCSAL alarm will occur during the AK cycle.

Note that the configuration used in the Arithmetic Element during an AOP is specified directly by the $N_{1.9} - 1.4$ bits. No permutation is specified, since permutation has meaning only in the Exchange Element. Also, since the configuration is not transmitted through $QKIR_{CF}$ to $AKIR_{CF}$, no activity or sign extension will occur in partially active subwords. Hence operations specified by AOP with such configurations will yield different results than when specified in the usual manner.

JUMP

OP CODE DESCRIPTION. JMP performs an "unconditional jump" to the memory address specified by the output of the X Adder. After P is indexed in the normal manner, the content of P is replaced by the content of the X Adder. Before this occurs, the content of P and Q may be placed in the E register. JMP is a non-indexable and non-configurable instruction.


SPECIAL FEATURES. JMP has an extended PK cycle (PK^{25} through PK^{31}) and no QK cycle. All of the configuration bits are used for special purposes: e.g., the $PKIR^{DIS REQ}$ (dismiss request instruction), $PKIR^{IND}$ (indexing instruction) and $PKIR^{XM}$ (X Memory instruction) class decoder levels are dependent on $PKIR_{CF}$.

DETAILS. After the content of the X Memory (x_j) is strobed into X in $PK^{13\alpha}$ (as it is in all other instructions), the following actions, conditional on the $PKIR_{CF}$ bits, take place:

- CF_1^1 . The output of the X Adder equals the arithmetic expression $(y + cf_1 \cdot x_j)$, i.e., the content of $N_{2,1}$ is indexed by x_j only if CF_1^1 .
- CF_2 . The time that the X Memory write cycle occurs, which determines the final content of X, is conditional on CF_2 . CF_2^0 starts the XWK counter in $PK^{14\alpha}$. This results in the original x_j being rewritten in X_j . When CF_2^1 , the content of P is transferred into X and the XWK counter is started at $PK^{31\alpha}$. This results in the original content of P (after being indexed by one) being written in X_j .
- CF_3^1 . The content of P (after being indexed by one) is placed in $E_{2,1}$.
- CF_4^1 . The content of Q is placed in $E_{4,3}$. (Q contains the address of the operand or the last deferred address used in the instruction preceding the JMP.)
- CF_5^1 . The $PKIR^{DIS REQ}$ level is generated. The flag of the current sequence is lowered at PK^{25} and either PI_3 or CSK_4 is set in PK^{31} if $PKIR_H^0$. Note that PI_3 can also, be set redundantly, in PK^{24} .

Note that the content of P is not changed if there is an unsuppressed alarm (AL) and the Auto Start After Alarm switch is not turned on. Also, the content of X_j is not changed if there is an X parity alarm ($XPAL^1$) and the alarm is not suppressed.

JMP 05



CF BIT SIGNIFICANCE IN JMP									
PK	OPERATIONS INDEPENDENT OF PKIR _{CF}	OPERATIONS DEPENDENT ON PKIR _{CF}							
		CF ₄		CF ₃		CF ₂		CF ₁	
		0	1	0	1	0	1	0	1
13d	$XM \rightarrow X$								
14d						STARTXWK		$Q \rightarrow XAS$	$LL \rightarrow XAS$
25d			$LO \rightarrow E_{4,3}$						
31d	$XA \rightarrow P$		$Q \rightarrow E_{4,3}$	$P \rightarrow E_{2,1}$		STARTXWK $P \rightarrow X$			

JUMP ON POSITIVE INDEX

OP CODE DESCRIPTION. JPX performs a jump to the memory address specified by the base address, if the content of the index (X_j) register is positive and non-zero. The signed four bit number represented by the CF bits is then added to the index register and the result stored in X_j . JPX is a non-configurable and non-indexable instruction.

SPECIAL FEATURES. JPX has an extended PK cycle (PK^{25} through PK^{31}) and no QK cycle. The content of X is sampled by the XJ net. The XJ level is generated only if the signed content of X_j is positive and non-zero. The sign bit (CF_5) of the CF bits is extended so that an 18 bit number is formed from the 5 bit content of $PKIR_{CF}$.


DETAILS. The content of X is complemented at $PK^{15\alpha}$ and then sampled by the XJ net in $PK^{25\alpha}$. If an XJ level is generated, the content of $N_{2,1}$ is transferred into P via the X Adder. X is again complemented, restoring the original content of the index register.

The content of $PKIR_{CF}$ is then transferred into $N_{2,1}$. $N_{2,1}$ is filled up by extending the sign of the CF bits. The X Adder forms the sum of CF_{SE} and the index. This sum is then transferred to X and written in the selected X Memory register.

The $PKIR^{DIS REQ}$ level is generated if the XJ level is generated. XJ has meaning only until PK^{25} . Hence the change sequence conditions are examined at PK^{24} , the wait conditions at PK^{25} , and the flag of the current sequence lowered at PK^{25} before PK leaves PK^{25} .

As in JMP, the content of P and the content of X_j are not changed if the parity alarms occur.

JPX 06



JPX ILLUSTRATIVE EXAMPLE (ASSUME $PKIR_{CF_5} = 1$ AND XJ IS GENERATED)								
PK	STEP	$N_{2,1}$	XA	X	P	$E_{2,1}$	$PKIR_{CF}$	OPERATION
-	-	Y	Y	$\bar{X}_j$	P	$E_{2,1}$	CF_1	
250	①	0	0	$\bar{X}_j$	Y	P		JUMP
260	②	CF_{SE}	CF_{SE}	$\bar{X}_j$		$\uparrow$		SIGN EXTENSION
310	③	CF_{SE}	$CF_{SE} + \bar{X}_j$	$CF_{SE} + \bar{X}_j$		$\uparrow$		MODIFY INDEX

* THE + SIGNS ON THIS CHART INDICATE AN ARITHMETIC SUM NOT A LOGICAL SUM

JUMP ON POSITIVE INDEX

24	α	
25	α	$\begin{array}{lcl} EB^0 \cdot \dots \cdot > & LC \rightarrow X \\ EB^0 + \overline{XJ} \cdot \dots \cdot > & LO \rightarrow N_{2,1}, LI \rightarrow XAC \\ EB^0 \cdot XJ \cdot \dots \cdot > & P \rightarrow E_{2,1} \\ EB^0 \cdot XJ \cdot (\overline{AL} + \text{AUTO-START}) \cdot > & XA \rightarrow P \\ EB^1 \cdot \dots \cdot > & PK^7 + 1 \rightarrow PK \\ PKIR_h^0 \cdot PKIR^{dis\ reg} \cdot \overline{SS^{att\ reg}} \cdot > & LI \rightarrow CSK_4 \\ PKIR_h^0 \cdot PKIR^{dis\ reg} \cdot \overline{KD^{oo}} \cdot > & \overline{dismiss}_{KD} \rightarrow \text{Flag} \end{array}$
26	α	$\begin{array}{lcl} & & LI \rightarrow XAS \\ & & PKIR_{cf4-1} \xrightarrow{1} N_{1,4-1,1} \\ PKIR_{cf5}^1 \cdot \dots \cdot > & LI \rightarrow N_{2,9-1,5} \end{array}$
27	α	
28	α	$LI \rightarrow PK$
31	α	$\begin{array}{lcl} XPAL_{sup} + XPAL^0 \cdot \dots \cdot > & XA \rightarrow X \\ PKIR^{XM} \cdot \dots \cdot > & Istart \rightarrow XWK \end{array}$

OP Class Decoder Lines Up :

$XJ \rightarrow$
 $PKIR^{dis\ reg}$
 $PKIR^{dis}$
 $PKIR^{def}$
 $PKIR^{XM}$
 $PKIR^{jx}$

$$XJ = X_{2,9}^1 \cdot (X_{2,8}^0 + \dots + X_{1,1}^0)$$

This instruction jumps if the index is positive & non zero.
It then adds the signed 4 bit number represented by the PKIRcf bits to the index register.

JUMP ON NEGATIVE INDEX

OP CODE DESCRIPTION. JNX performs a jump to the memory address specified by the base address, if the content of the index (X_j) register is negative and non-zero. The signed four bit number represented by the CF bits is then added to the index register and the result stored in X_j . JNX is a non-configurable and non-indexable instruction.

DETAILS. (The execution logic for JNX is identical to that for JPX, except that the complement X pulses generated at $PK^{15\alpha}$ and $PK^{25\alpha}$ in JPX do not occur in JNX. In JNX, the XJ level occurs if the content of X_j is negative and non-zero. See JPX description.)

JNX 07

[illegible]

OP Class Decoder Lines Up:

XJ	=	PKIR ^{dis reg}
		PKIR ^{dis}
		PKIR ^{def}
		PKIR ^{xm}
		PKIR ^{j*}

$$X_J = X'_{2,9} \cdot (X^{\circ}_{2,8} + \dots + X^{\circ}_{1,1})$$

This instruction jumps if the index is negative & non zero.
It then adds the signed 4 bit number represented by the PKIRcf bits to the index register.

AUGMENT INDEX (FROM MEMORY)


OP CODE DESCRIPTION. AUX "augments" the content of the specified index register (X_j) with part of the content of the selected Memory Element register. The sum is stored in the specified index register. AUX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The addition that occurs in the X Adder treats the contents of $N_{2,1}$ and X as two 18 bit signed numbers.

DETAILS. The E register is cleared. After the normal configuration and sign extension process that takes place in a load type instruction has occurred, the content of $E_{2,1}$ is algebraically added to the content of X. The result of this addition is then placed in X and the content of X written in the X Memory.

Note that content of X_j is not changed if an unsuppressed X parity alarm occurred.

AUX 10



AUX ILLUSTRATIVE EXAMPLE (ASSUME $x_{1,1} = 1$ AND $y_{1,1} = 1$)									
QK	STEP	MEMORY	M	E	$N_{2,1}$	XA	X	XM	OPERATION
01a	①		m_4, m_3, m_2, m_1	e_4, e_3, e_2, e_1	0 0		$x_{1,2}, x_{1,1}$		CLEAR $N_{2,1}$
02-11	②		y_1, y_2, y_3, y_4						READ
10a	③			0 0 0 0					CLEAR E
11b	④			0 0 0 0					CONFIGURATION
13a	⑤			$y_1, y_2, 0 0$					
13b	⑥			$y_3, 0 0, y_4$					
14a	⑦			$y_3, 0 0, y_4$					SIGN EXTENSION
14b	⑧			$y_3, 1 1, y_4$					
21a	⑨				1 y_1	$x_{1,2}, x_{1,1}$	$x_{1,2}, x_{1,1}$		LOAD $N_{2,1}$ WITH $E_{2,1}$
23a	⑩			y_1, y_2, y_3, y_4					ULTIMATE PULSE
21-31	⑪	y_1, y_2, y_3, y_4					$x_{1,2}, x_{1,1}$	$x_{1,2}, x_{1,1}$	REWRITE

* THE + SIGNS ON THIS CHART INDICATE AN 18 bit ARITHMETIC SUM AND NOT A LOGICAL SUM

AUGMENT INDEX (FROM MEMORY)			10 AUX
PK	24	α	$\xrightarrow{100} \text{PK}$

QK	00	α	QI start $\rightarrow$ $\xrightarrow{\text{start}} \text{FK}$
	01	α	$\xrightarrow{0} N_{2,1}$ $\xrightarrow{1} \text{XAC}$
	SEE QKM TIMING		
	09	α	
	10	α	$\xrightarrow{0} \text{E}$ $\xrightarrow{1} \text{XAS}$
	11	α	$\xrightarrow{13} \text{QK}$
		β	$\xrightarrow{17} \text{E}$
	13	α	$\xrightarrow{1} \text{XR}$ $\xrightarrow{1} \text{XB}$ $M \xrightarrow{0,1} \text{E}$
		β	$\xrightarrow{17} \text{E}$
	14	α	$\xrightarrow{0_{SE}} \text{E}$ $\xrightarrow{0} \text{PI,}$ $\xrightarrow{1} \text{XAC}$ $\xrightarrow{21} \text{QK}$
		β	$\xrightarrow{1_{SE}} \text{E}$
	21	α	$E_{2,1} \xrightarrow{1} N_{2,1}$
	22	α	
	23	α	$\xrightarrow{0} \text{EB}$ $M \xrightarrow{0,1} \text{E}$
	SEE QKM TIMING		
	31	α	$\xrightarrow{\text{start}} \text{XWK}$ $\text{XA} \xrightarrow{j} \text{X}$ XPAL _{sup} + XPAL ^o $\rightarrow$

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{QK}
QKIR^{ld}
QKIR^{load}

RESET INDEX (FROM MEMORY)

OP CODE DESCRIPTION. RSX "resets" the content of the specified index register (X_j) with part of the content of the selected Memory Element register. RSX is a configurable, but non-indexable instruction.


SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign bit of this word to the left, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the 36 bit content of A would enter into the configuration process in a LDA.

DETAILS. After E is cleared, quarter 3 and 4 of E are complemented based on the sign of the word in X. The content of X is then jammed into $E_{2,1}$. Note that the effect is as if X contained a 3rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the sign extended content of X, the normal configuration and sign extension process that takes place in a load type instruction occurs.

The content of $E_{2,1}$ is then routed through $N_{2,1}$ and XA into X. The content of X is then written in the X Memory by the XWK counter.

Note that the content of X_j is not changed if an unsuppressed X parity alarm occurred.



RSX ILLUSTRATIVE EXAMPLE (ASSUME $X_{2,1} = 1$, $X_{3,1} = 1$, $X_{4,1} = 1$ AND AND)									
QK	STEP	MEMORY	M	E	$N_{2,1}$	XA	X	XM	OPERATION
Old	①		M_4, M_3, M_2, M_1	E_4, E_3, E_2, E_1	0, 0				CLEAR $N_{2,1}$
02-11	②		y_4, y_3, y_2, y_1						READ
10A	③			0, 0, 0, 0					CLEAR E
10B	④			1, 1, 0, 0		$x_{2,1}, x_{3,1}$			EXTEND SIGN OF $x_{2,1}$
11A	⑤			1, 1, $x_{2,1}, x_{3,1}$					LOAD $E_{4,1}$ WITH X_{A1}
11B	⑥			$x_{2,1}, 1, 1, x_{2,1}$					CONFIGURATION
13A	⑦			$y_4, y_3, 1, x_{2,1}$					
13B	⑧			$y_4, 1, x_{2,1}, y_4$					
14A	⑨			$y_4, 0, 0, y_4$					SIGN EXTENSION
14B	⑩			$y_3, 1, 1, y_4$					
21A	⑪				1, $y_4, 1, y_4$				LOAD $N_{2,1}$ WITH $E_{4,1}$
22A	⑫						1, y_4		LOAD X WITH X_{A1}
23	⑬			y_4, y_3, y_2, y_1					ULTIMATE PULSE
21-31	⑭							1, y_4	REWRITE

		RESET INDEX (FROM MEMORY)	11 RSX
PK	24 α	$\overline{L00} \rightarrow PK$	

00	α	$QI^{start} \dots \supset$	$\overline{L}^{start} \rightarrow FK$
01	α		$\overline{L0} \rightarrow N_{2,1}$ $\overline{L1} \rightarrow XAC$
SEE QKM TIMING			
09	α		
10	α		$\overline{L0} \rightarrow E$ $\overline{L1} \rightarrow XAS$
	β	$X_{2,9}^1 \dots \supset$	$\overline{Lc} \rightarrow E_{4,3}$
11	α		$XA \xrightarrow{1} E_{2,1}$ $\overline{L13} \rightarrow QK$
	β		$\overline{LP} \rightarrow E$
13	α		$\overline{L1} \rightarrow XR$ $\overline{L1} \rightarrow XB$ $M \xrightarrow{0,1} E$
	β		$\overline{LP} \rightarrow E$
14	α		$\overline{L0}_{SE} \rightarrow E$ $\overline{L0} \rightarrow PI_1$ $\overline{L21} \rightarrow QK$
	β		$\overline{Lc}_{SE} \rightarrow E$
21	α		$E_{2,1} \xrightarrow{1} N_{2,1}$ $\overline{L0} \rightarrow XAS$
22	α	$XPAL_{sup} + XPAL^0 \dots \supset$	$\overline{L}^{start} \rightarrow XWK$ $XA \xrightarrow{j} X$
23	α		$M \xrightarrow{0,1} E$ $\overline{L0} \rightarrow EB$
SEE QKM TIMING			
31	α		

OP Class Decoder Lines Up: $PKIR^{def}$, $PKIR^{QK}$, $QKIR^{load}$, $QKIR^{ld}$ & $QKIR^X$

SKIP ON INDEX

OP CODE DESCRIPTION. SKX performs a conditional skip based on a comparison of the content of the specified index register (X_j) and the base address, or it replaces or augments the content of the specified index register with the positive or negative value of the base address. SKX can also lower the flag of its own sequence and raise the flag of any other sequence. SKX is a non-configurable and non-indexable instruction.

SPECIAL FEATURES. SKX has an extended PK cycle (PK^{25} through PK^{31}) and no QK cycle. The $PKIR_{CF}$ bits are used for a special purpose.

DETAILS. The instruction may be differentiated into two distinct types based on $PKIR_{CF_3}$. If $PKIR_{CF_3}^0$, the instruction is a $\overline{SKIP}$ type and if $PKIR_{CF_3}^1$, the instruction is a SKIP type. There are four versions of each type, based on the state of the $PKIR_{CF_2}$ and $PKIR_{CF_1}$ bits.

Consider the $\overline{SKIP}$ example illustrated. The content of the index register is loaded into X at $PK^{13\alpha}$. The content of X is then replaced by jamming the base address via the X Adder into X. The content of X is then written into the X Memory by XWK.

The variations in the $\overline{SKIP}$ instructions involve changing the sign of the base address (CF_1^1) and/or adding the original content of the selected X register (CF_2^1) before storing it in the X Memory.

Similarly, there are four SKIP type instructions. Consider the SKIP example illustrated. The content of the index register is loaded into X at $PK^{13\alpha}$. The base address is then indexed and loaded into X where the sum is complemented. Note that the content of X will be negative and non-zero only when the negative value of the base address is arithmetically less than the value of the content of the index register.


The content of X is now sampled by the XJ net. If the content of X is in fact negative and non-zero, the XJ level is generated and P is indexed. Note that P was previously indexed in $PK^{24\alpha}$. The balance of the instruction restores the original value of the index register in X. The content of X is then written in the X Memory by the XWK counter.

The variations in the SKIP instructions involve the type of comparison of the base address and the index register that is used to make the SKIP decision. The comparisons involve the base address or its complement (CF_1^1) and either an in equality or greater-than-less than (CF_2^2) comparison.

The logic of all eight variations are listed separately on the timing chart.

SKX also has flag raising and lowering features. When the $PKIR^{DIS REQ}$ level is generated (CF_5^1), the flag of the current sequence is lowered. If $PKIR_{CF_4}^1$, the flag of the sequence specified by the J bits is raised. Note that if $CF_5^1 \cdot CF_4^1 \cdot K^{eq J}$, i.e., the current sequence is both dismissed and has its flag raised, then the $PKIR^{DIS REQ}$ level is not generated. The flag in this case is lowered in PK^{25} and then raised in PK^{26} . The sequence change condition are examined in both PK^{24} and PK^{31} and hence PI_3 can be set in both these states. The instruction cannot lower flags of other sequences, so that the examination in PK^{24} cannot erroneously set PI_3 . The wait conditions are examined only in PK^{31} .

EXAMPLES


$$CF_3^\bullet, CF_2^\bullet, CF_1^\bullet \rightarrow \cdot \longrightarrow X_j$$


PK	STEP	XM	X	XA	OPERATION
—	—	x_j	—	r	
132	①		x_j	r	READ
262	②		r	r	LOAD X

PK³¹⁴ → START XWK

XWK					
00-07	(3)	2	2	2	REWRITE

SKX(12)

$$CF_3', CF_2', CF_1' \triangleright (-) \langle x_i = \text{SKIP} \rangle$$


PK	STEP	X_M	X	X_A	OPERATION
-	-	x_j	-	$\sim$	
130	①		x_j		READ
200	②		$\sim + x_j$		INDEX
270	③		$-(\sim + x_j)$		COMPLEMENT
280	④				$\overline{X}$ IS SAMPLED BY X_j NET. IF $\overline{X}$ IS NEGATIVE & IF $0, X_j$ IS GENERATED & SKIP OCCURS
30	⑤		$-x_j$		$\sim - (\sim + x_j) = -x_j$
31	⑥		x_j	∇	COMPLEMENT

PK¹² $\rightarrow$ LSTART $\rightarrow$ XWK

xwz					
00-07	①	x_j	x_j	1	REWRITE

SKIP ON INDEX

12
SKX

		SKIP				SKIP			
		$cf_3^1 \cdot cf_2^1 \cdot cf_1^1$	$cf_3^1 \cdot cf_2^1 \cdot cf_1^0$	$cf_3^1 \cdot cf_2^0 \cdot cf_1^1$	$cf_3^1 \cdot cf_2^0 \cdot cf_1^0$	$cf_3^0 \cdot cf_2^1 \cdot cf_1^1$	$cf_3^0 \cdot cf_2^1 \cdot cf_1^0$	$cf_3^0 \cdot cf_2^0 \cdot cf_1^1$	$cf_3^0 \cdot cf_2^0 \cdot cf_1^0$
PK		$(-r < x_j \Rightarrow \text{SKIP})$	$(r > x_j \Rightarrow \text{SKIP})$	$(-r \neq x_j \Rightarrow \text{SKIP})$	$(r \neq x_j \Rightarrow \text{SKIP})$	$(-r + x_j \rightarrow x_j)$	$(r + x_j \rightarrow x_j)$	$(-r \rightarrow x_j)$	$(r \rightarrow x_j)$
13	α	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$	$XM \rightarrow j \rightarrow X$
14	α	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$	$(PI_2^1 \cdot PKIR^{ind} \cdot PI_1^1) \rightarrow XAS$ $LI \rightarrow XAC$
15	α		$PI_2^0 \Rightarrow LC \rightarrow X$		$PI_2^0 \Rightarrow LC \rightarrow X$	$PI_2^0 \Rightarrow LC \rightarrow X$	$LI \rightarrow XAC$	$LI \rightarrow XAC$	$LI \rightarrow XAC$
SEE PKM TIMING									
25	α	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$	$(PKIR_h^0 \cdot PKIR^{dis req} \cdot KD^{00}) \Rightarrow \text{Dismiss Flag}$ $LI \rightarrow XAC$
26	α	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$ $PKIR_{cf_4}^1 \Rightarrow \text{LI}_{ND} \text{ Flag}$
27	α	$LC \rightarrow X$	$LC \rightarrow X$	$LC \rightarrow X$ $XJ \Rightarrow \overline{PI} + 1 \rightarrow P$	$LC \rightarrow X$ $XJ \Rightarrow \overline{PI} + 1 \rightarrow P$				
28	α	$XJ \Rightarrow \overline{PI} + 1 \rightarrow P$	$XJ \Rightarrow \overline{PI} + 1 \rightarrow P$	$XJ \Rightarrow \overline{PI} + 1 \rightarrow P$	$XJ \Rightarrow \overline{PI} + 1 \rightarrow P$				
29	α					$LI \rightarrow PK$	$LI \rightarrow PK$	$LI \rightarrow PK$	$LI \rightarrow PK$
30	α	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$	$XPAL_{sup} + XPAL^0 \Rightarrow XA \rightarrow j \rightarrow X$				
31	α	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$	$LC \rightarrow X$ $LI \rightarrow XWK$ $PI^{ch req} \Rightarrow LI \rightarrow PI_3$ $(PKIR_h^0 \cdot PKIR^{dis req} \cdot SS^{aff req}) \Rightarrow LI \rightarrow CSK_4$

OP Class Decoder Lines Up:

$$\begin{aligned}
 PKIR_{cf_2}^1 + PKIR_{cf_3}^1 + \dots &\Rightarrow PKIR^{ind} \\
 PKIR_{cf_5}^1 \cdot (KEG \cdot PKIR_{cf_4}^1) &\Rightarrow PKIR^{dis req} \\
 &PKIR^{XM} \\
 &PKIR^{def} \\
 &PKIR^{dis}
 \end{aligned}$$

$$XJ = X_{2,2}^1 \cdot (X_{2,0}^0 + \dots + X_{1,1}^0)$$

r = (last) direct address.

Ordinarily, if no deferred address, then r = y


EXCHANGE INDEX (WITH MEMORY)

OP CODE DESCRIPTION. EXX "exchanges" the content of the specified index register (X_j) with part of the content of the selected Memory Element register. EXX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign of this word, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the content of A would enter into the configuration process in an EXA.

DETAILS. E is cleared and quarters 3 and 4 of E are complemented if the sign of the word in X is a ONE. The content of X is then jammed into $E_{2,1}$. The effect is as if X contained a 3rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the content of X, the content of M and E are exchanged under configuration and sign extension control. The content of M is then stored in the selected Memory Element register and the content of $E_{2,1}$ is placed via $N_{2,1}$ and XA in X. The content of X is then written in the X Memory by the XWK counter.



EXCHANGE INDEX (WITH MEMORY)

PK	24	α		$\overline{LO} \rightarrow PK$
	00	α	$QI^{start} \dots \dots \dots \supset$	$\overline{LO}^{start} \rightarrow FK$
	01	α		$\overline{LO} \rightarrow N_{2,1}$ $\overline{LI} \rightarrow XAC$
			SEE QKM TIMING	
	09	α		
		α		$\overline{LO} \rightarrow E$ $\overline{LI} \rightarrow XAS$
	10	β	$X'_{2,9} \dots \dots \dots \supset$	$\overline{LC} \rightarrow E_{3,4}$
		α		$XA \xrightarrow{I} E_{2,1}$
	11	β		$\overline{LP} \rightarrow E$
	12			
QK	13	α	$\overline{MPA} \dots \dots \dots \supset$	$\overline{LI} \rightarrow XR, \overline{LI} \rightarrow XB$ $M \xrightarrow[0,1]{a,p} E$ $E \xrightarrow[0,1]{a,p} M$
		β		$\overline{LP} \rightarrow E$
	14	α		$\overline{LO} \xrightarrow{SE} E$ $\overline{LO} \rightarrow PI_1$ $\overline{LI} \rightarrow QK$
		β		$\overline{LC} \xrightarrow{SE} E$
	21	α	$\overline{QKM^{VFF}} \dots \dots \dots \supset$	$\overline{LO} \rightarrow XAS$ $E_{2,1} \xrightarrow{I} N_{2,1}$ $M \xrightarrow{0,1} E$ $\overline{LO} \rightarrow EB$
	22	α	$XPAL_{sup} + XPAL^0 \dots \dots \dots \supset$	$\overline{LO}^{start} \rightarrow XWK$ $XA \xrightarrow{j} X$
	23	α		$\overline{LO} \rightarrow EB$
			SEE QKM TIMING	
	31	α		

OP Class Decoder Lines Up: $PKIR^{AK}, QKIR^{ld}, QKIR^{st}, QKIR^{store}, QKIR^X$ CMAJ
7-11-61


ADD INDEX (TO MEMORY)

OP CODE DESCRIPTION. ADX adds the content of the specified index register (X_j) to part of the content of the selected Memory Element register. The sum is stored back in the selected Memory Element register. ADX is a configurable, but non-indexable type instruction.

SPECIAL FEATURES. The addition that occurs in the X Adder treats the content of $N_{2,1}$ and X as two, 18 bit signed numbers. Two distinct configuration processes take place during the instruction execution logic.

DETAILS. E is cleared. Then, after the normal configuration and sign extension process that takes place in a load type instruction has occurred, the content of $E_{2,1}$ is transferred to $N_{2,1}$ and algebraically added to the content of X. The result of this addition is transferred back into $E_{2,1}$.

The normal inverse configuration process that takes place during a store type instruction then takes place. Finally the content of M is stored in the selected Memory Element register.



ADX ILLUSTRATIVE EXAMPLE (ASSUME $x_{2,1}=1$ AND $y_{2,1}=1$)									
QK	STEP	MEMORY	M	E	$N_{2,1}$	XA	X	XM	OPERATION
01a	①		m_4, m_3, m_2, m_1	e_4, e_3, e_2, e_1	-	-	-	-	CLEAR $N_{2,1}$
02-11	②		y_4, y_3, y_2, y_1	e_4, e_3, e_2, e_1					READ
10a	③			0 0 0 0					CLEAR E
11b	④			0 0 0 0					CONFIGURATION (LOAD)
13a	⑤			$y_4, y_3, 0, 0$					
13b	⑥			$y_4, 0, 0, y_4$					SIGN EXTENSION
14a	⑦			$y_4, 0, 0, y_4$					
14b	⑧			$y_4, 1, 1, y_4$					LOAD $N_{2,1}$ WITH $E_{2,1}$
15a	⑨			$y_4, 1, 1, y_4$					
16a	⑩			$y_4, 1, 0, 0$					CLEAR $E_{2,1}$
18a	⑪			$y_4, 1, x_{2,1}, x_{2,1}$					LOAD $E_{2,1}$ WITH XA
18b	⑫			$y_4, y_3, 1, x_{2,1}$					CONFIGURATION (STORE)
19a	⑬			y_4, y_3, y_2, y_1					
21a	⑭			y_4, y_3, y_2, y_1					ULTIMATE PULSE REWRITE
21-21	⑮			y_4, y_3, y_2, y_1					

* THE + SIGNS ON THIS CHART INDICATE AN ARITHMETIC SUM AND NOT A LOGICAL SUM.

		ADD INDEX (TO MEMORY)		15 ADX
PK	24	α	$\xrightarrow{100} \text{PK}$	

QK	00	α	$QI^{\text{start}} \supset$	$I^{\text{start}} \rightarrow \text{FK}$
	01	α		$L_0 \rightarrow N_{2,1}$ $L_1 \rightarrow \text{XAC}$
	SEE QKM TIMING			
	09	α		
	10	α		$L_0 \rightarrow E$ $L_1 \rightarrow \text{XAS}$
	11	α		$L_3 \rightarrow \text{QK}$
		β		$L\bar{P} \rightarrow E$
	13	α		$M_{a,p}^{0,1} \rightarrow E$
		β		$L\bar{P} \rightarrow E$
	14	α		$L_0 \xrightarrow{SE} E$ $L_1 \rightarrow \text{XAC}$
		β		$L_C \xrightarrow{SE} E$
	15	α		$E_{2,1} \xrightarrow{1} N_{2,1}$
	16	α		$L_0 \rightarrow E_{2,1}$ $L_0 \rightarrow \text{PI}_1$
	17	α		
	18	α		$\text{XA} \xrightarrow{1} E_{2,1}$
		β		$L\bar{P} \rightarrow E$
	19	α	$\overline{\text{MPA}} \supset$	$E \xrightarrow{a,p} M$
	20	α		
	21	α	$\overline{\text{QKM}} \text{YFF} \supset$	$M \xrightarrow{0,1} E$ $L_0 \rightarrow \text{EB}$
	22	α		
	23	α		$L_0 \rightarrow \text{EB}$
	SEE QKM TIMING			
	31	α		

Op Class Decoder Lines Up: PKIR^{def} , PKIR^{QK} , $\text{QKIR}^{\text{store}}$

CAN 6-6-61


DEPOSIT INDEX (IN MEMORY)

OP CODE DESCRIPTION. DPX "deposits" the content of the specified index register (X_j) into the selected Memory Element register. DPX is a configurable, but non-indexable instruction.

SPECIAL FEATURES. The content of the X register is treated as an 18 bit signed word. By extending the sign of this word, a 36 bit word is formed. This 36 bit word then enters into the configuration process just as the 36 bit contents of A would enter into the configuration process during a STA.

DETAILS. After E is cleared, $E_{4,3}$ is complemented, based on the sign of the number in X. The content of X is then jammed into $E_{2,1}$. Note that the effect is as if X contained a 3rd and 4th quarter and the sign of X were extended into these quarters.

After E is loaded with the sign extended contents of XA, the normal configuration and storing process takes place as in a STE.



DPX ILLUSTRATIVE EXAMPLE (ASSUME $x_{1,1}=1$ AND $y_{2,1}=1$)									
QC	STEP	MEMORY	M	E	$N_{2,1}$	XA	X	XM	OPERATION
—	—	y	m_4, m_3, m_2, m_1	e_4, e_3, e_2, e_1	—	—	x_{j2}, x_{j1}		
01a	①		$\downarrow \downarrow \downarrow \downarrow$	$\downarrow \downarrow \downarrow \downarrow$	0 0				CLEAR $N_{2,1}$
02-11	②		y_4, y_3, y_2, y_1	$\downarrow \downarrow \downarrow \downarrow$					READ
10a	③			0 0 0 0					CLEAR E
10b	④			1 1 0 0		x_{j2}, x_{j1}			EXTEND SIGN x_j
11a	⑤			1 1 x_{j2}, x_{j1}					LOAD $E_{2,1}$ WITH XA
11b	⑥			$x_{j1}, x_{j2}, x_{j1}, x_{j2}$					
13a	⑦		x_{j1}, y_2, y_1	$\downarrow \downarrow \downarrow \downarrow$					CONFIGURATION
13b	⑧			$x_{j1}, x_{j2}, x_{j1}, x_{j2}$					
21a	⑨			x_{j1}, y_2, y_1					ULTIMATE PULSE
21-31	⑩	x_{j1}, y_2, y_1	$\downarrow \downarrow \downarrow \downarrow$	$\downarrow \downarrow \downarrow \downarrow$					REWRITE

		DEPOSIT INDEX (IN MEMORY)		16 DPX
PK	24	α	$\xrightarrow{100} PK$	

00	α	$QI^{start} \dots \rightarrow$	$\xrightarrow{1start} FK$
01	α		$\xrightarrow{10} N_{2,1}$ $\xrightarrow{11} XAC$

SEE QKM TIMING

09	α		$\xrightarrow{10} PI_1$
10	α		$\xrightarrow{10} E$ $\xrightarrow{11} XAS$
	β	$X_{2,9}^1 \dots \rightarrow$	$\xrightarrow{1C} E_{4,3}$
11	α		$XA \xrightarrow{1} E_{2,1}$
	β		$\xrightarrow{1\bar{P}} E$
12	α		
13	α	$\overline{MPA} \dots \rightarrow$	$E \xrightarrow[0.1]{a,p} M$
	β		$\xrightarrow{1P} E$
14	α		$\xrightarrow{10} PI_1$ $\xrightarrow{121} QK$
21	α	$\overline{QKMVFF} \dots \rightarrow$	$M \xrightarrow{0.1}$ $\xrightarrow{10} EB$
22	α		
23	α		$\xrightarrow{10} EB$

SEE QKM TIMING

31	α		
----	----------	--	--

OP Class Decoder Lines Up:

$PKIR^{def}$
 $PKIR^{QK}$
 $QKIR^x$
 $QKIR^{st}$
 $QKIR^{store}$

SKIP ON MEMORY

OP CODE DESCRIPTION. SKM allows a programmer to select and use any bit in a memory word as an operand. This bit can be used to make a decision whether or not to SKIP. The bit can also be altered. Finally, the whole memory word can be rotated. SKM is a non-indexable and non-configurable instruction.

SPECIAL FEATURES. SKM has an extended PK cycle (PK^{25} through PK^{31}). PK waits in $PK^{25\alpha}$ until QK reaches $QK^{14\alpha}$. The J bits ($N_{3.6} - 3.1$) and CF bits ($N_{4.8} - 4.4$) are used for special purposes. The $E^{SKIP\ BIT}$ net samples the state of the selected bit. The operand can be rotated by an $E \frac{1}{CYR} \rightarrow M$ pulse.

DETAILS.

Operand Bit Selection. The N_J bits are used to select the operand bit. The scheme uses $N_{3.6}$ and $N_{3.5}$ to determine the quarter and $N_{3.4} - 3.1$ to select the bit in the quarter. In practice all the bit sampling and altering occurs in E_1 ; therefore, it is necessary for the operand to be read out, copied into E and the quarter containing the selected bit permuted into E_1 before the sampling occurs. The permutation is accomplished by transferring the content of $N_{3.6} - 3.5$ into $QKIR_{CF_{2-1}}$ and clearing $QKIR_{CF_{9-3}}$. CF_{9-4} then specifies a 36 bit fracture with all quarters active, while CF_{3-1} specifies the permutation required to place the selected quarter into E_1 . The specific bit examined in E_1 is selected by $N_{3.4} - 3.1$.

In addition to examining the bits in E_1 certain other specific bits can be examined directly, e.g., $M_{4.10}$, MP and MP_{38} . In this case, the operand quarter specified by $N_{3.6} - 3.5$ has no logical significance.

Decision Logic. Three independent decisions are made based on the state of the $QKIR_{CF}$ bits.

CF_5 and CF_4 - determine the conditions for skipping.

CF_3 - determines whether or not the operand is to be rotated.

CF_2 and CF_1 - determine whether or not the selected bit is to be altered.

(See accompanying DECISION LOGIC tables.)

Note that the execution logic allows M_P and MP_{38} to be sampled (i.e., sensed), but not altered. All the other selected bits may be sampled and/or altered.

Note also that the selected bit is first sensed, and then altered. The whole word is not rotated until afterwards.

SKIP ON MEMORY

17
SKM

QUARTER SELECTION						BIT SELECTED				
N _{3,6}	N _{3,5}	QKIR _{cf2}	QKIR _{cf1}	QUARTER SELECTED	PERMUTATION DECODED	N _{3,4}	N _{3,3}	N _{3,2}	N _{3,1}	BIT DECODED
0	0	1	1	4		0	0	0	1	E _{i,1}
0	1	0	0	1		0	0	1	0	E _{i,2}
1	0	0	1	2		0	1	0	1	E _{i,3}
1	1	1	0	3		0	1	0	0	E _{i,4}
						0	1	0	1	E _{i,5}
						0	1	1	0	E _{i,6}
						0	1	1	1	E _{i,7}
						1	0	0	0	E _{i,8}
						1	0	0	1	E _{i,9}
						1	0	1	0	M _{4,10}
						1	0	1	1	M _P
						1	1	0	0	MP ₃₈

EXAMPLES OF COMPLETE BIT SELECTION:

$N_{3,6-3,1}^{110010} \supset E_{3,2}$

$N_{3,6-3,1}^{010011} \supset E_{1,3}$

OPERAND BIT SELECTION LOGIC

MP₃₈^{cy} = "0"

MP₃₈^{dd} = "1"

1	3	2
"SKIP" Logic @ PK ^{31d}	"ROTATE" Logic @ QK ^{19d}	"MAKE" Logic @ QK ^{18d}
PKIR _{cf5}	PKIR _{cf3}	PKIR _{cf2}
PKIR _{cf4}	Pulse	PKIR _{cf1}
Pulse		Pulse
0	0	0
0	1	0
1	0	1
1	1	1

Decision Examples: (Assume $N_{3,6-3,1}^{110010}$, i.e. E_{3,2} IS SELECTED BIT)

PKIR_{cf5-1}¹¹¹¹ $\supset$ (E_{3,2} $\supset$ $\overline{P}+1 \rightarrow P$; $L1 \rightarrow E_{3,2}$; $E \xrightarrow{cyr} M$)

PKIR_{cf5-1}⁰¹⁰⁰¹ $\supset$ ($\overline{P}+1 \rightarrow P$; $Lc \rightarrow E_{3,2}$; $E \xrightarrow{a,p} M$)

DECISION LOGIC

17
SKM

PK	24	α	
	25	α	$QK^{14\alpha} \cdot QKIR^{skm} \cdot \cdot \cdot \supset \quad \underline{131} \rightarrow PK, \overline{PK} + 1 \rightarrow PK$
	31	α	$Pich\ seg \cdot \cdot \cdot \supset \quad \underline{11} \rightarrow PI_3$ $Eskip\ bit \cdot \cdot \cdot \supset \quad \overline{P} + 1 \rightarrow P$

00	α	
01	α	$\begin{array}{l} \text{LO} \rightarrow N_{2,1} \\ \text{LI} \rightarrow \text{XAC} \\ N_{3,6,3,5} \xrightarrow{j} \text{QKIR}_{cf_{2,1}}, \text{LO} \rightarrow \text{QKIR}_{cf_{9-3}} \end{array}$

09	α	
10	α	

$$11 \alpha \quad |13 \rightarrow QK$$

α	$M \xrightarrow[\alpha, p]{0, I} E$

13	β	$\boxed{P} \rightarrow E$
----	---------	---------------------------

$$14 \alpha \quad \begin{array}{l} 118 \rightarrow QK, \quad 131 \rightarrow PK \\ 10 \rightarrow PI, \end{array}$$

		PKIR _{cf} ' ₃	•	M̄PA	•	•	•	•	•	⊃	L0 → M _{4,10}
		PKIR _{cf} ' ₂	•	PKIR _{cf} ' ₁	•	•	•	•	•	⊃	L0 → E _{1,j}
	α	PKIR _{cf} ' ₂	•	PKIR _{cf} ' ₁	•	•	•	•	•	⊃	Lc → E _{1,j}
18		PKIR _{cf} ' ₂	•	PKIR _{cf} ' ₁	•	•	•	•	•	⊃	L1 → E _{1,j}

β	$\vec{p} \rightarrow E$
---------	-------------------------

19 α $PKIR_{cf_3}^0 \cdot \overline{MPA} \cdot \cdot \cdot \cdot \cdot \supset E \xrightarrow[a,p]{0,1} M$
 $PKIR_{cf_3}^1 \cdot (MPAL_{sup} + MPAL^0) \supset E \xrightarrow[a,p]{0,1} M$

20	α
----	----------

21 α $\frac{QKMVEF}{\dots\dots\dots} \rightarrow \begin{matrix} M \xrightarrow{0,1} E \\ L \rightarrow EB \end{matrix}$

22	α	
23	$\checkmark$	10.52

25 R G → EB

SEE QKM TIMING

SEE QRM TIMING

31	2	
----	---	--

OP Decoder Lines Up PKIRcf⁴, PKIRcf⁵, PKIRcf⁶ & QKIRcf⁷

$$E_{\text{skip bit}} = [PKIRcf_4 \cdot (\overline{E_j} \cdot PKIRcf_5)] + [(PKIRcf_4 \cdot E_j) + (PKIRcf_4 \cdot PKIRcf_5)]$$


$$E_j = \text{selected bit is a "one"} \quad \overline{E_j} = \text{selected bit is a "zero"}$$

CAN 6-6-61

OP CODE DESCRIPTION. LDE "loads" the content of the selected Memory Element register into the E register. LDE is a configurable and indexable instruction.

SPECIAL FEATURES. The "ultimate pulse", which normally copies the content of the memory word into E in QKIR^{LOAD} type instructions, does not occur.

DETAILS. See the description of the LDA (B, C and D) OP codes for an explanation of the basic "loading" process. The execution logic for LDE is similar to that for the other LD- OP codes, except that the transfers copying the content of the specified register into E and vice versa are omitted since E is the specified register, and the "ultimate pulse" does not occur.



LDE ILLUSTRATIVE EXAMPLE					
QK	STEP	MEMORY	M	E	OPERATION
02-11	①	0	5	e	READ
11B	②	0	5	$e\bar{p}$	CONFIGURATION
13B	③	0	5	$e\bar{p} y_{pa}$	
13B	④	0	5	$e y_{cf}$	
14B	⑤	0	5	$e y_{cfse}$	SIGN EXTENSION
14B	⑥	0	5		
21-31	⑦	5	5	$e y_{cfse}$	REWRITE

		LOAD E (FROM MEMORY)		20
				LDE
PK	24	α	$L00 \rightarrow PK$	

QK	00	α	$QI^{start} \dots \dots \dots \rightarrow L^{start} \rightarrow FK, L0 \rightarrow PI,$
	01	α	
	SEE QKM TIMING		
	09	α	
	10	α	
	11	α	$L13 \rightarrow QK$
		β	$L\bar{P} \rightarrow E$
	13	α	$M \xrightarrow{0,1} \xrightarrow{a,p} E$
		β	$L\bar{P} \rightarrow E$
	14	α	$L0 \rightarrow E$ $L21 \xrightarrow{SE} QK$
		β	$L\bar{C} \xrightarrow{SE} E$
	21	α	
	22	α	
	23	α	$L0 \rightarrow EB$ $L31 \rightarrow QK$
		α	
	31	α	

OP Decoder Lines Up:

PKIR^{def}
 PKIR^{ind}
 PKIR^{QK}
 QKIR^{ld}
 QKIR^E
 QKIR^{load}

SPECIFY CONFIGURATION (FROM MEMORY)

OP CODE DESCRIPTION. SPF "specifies" configuration by loading the content of quarter 1 of the selected Memory Element register into the specified F Memory register. SPF is an indexable, but non-configurable instruction.


SPF
21

SPECIAL FEATURES. The FK counter controls E register pulses during part of the instruction.

DETAILS. The 36 bit operand word in the selected Memory Element register is placed in E. The FK cycle initiated in $QK^{13\alpha}$ then places the content of quarter 1 of E into the F Memory register specified by the $PKIR_{CF}$ bits.

The effect of the permuting in E that occurs during the FK cycle is nullified by the "ultimate pulse" that copies the content of M into E.

SPF ILLUSTRATIVE EXAMPLE



QK	FK	STEP	MEMORY	M	E	QKIRCF	F MEM	OPERATION
-		-	y	m	$E_4 \rightarrow E_3, E_3 \rightarrow E_2, E_2 \rightarrow E_1, E_1 \rightarrow E_4$			
02-11		①		y	0			READ
132		②		y	y			E SET UP

↓ QK¹⁰⁰ → START FK

-	①							
0-24	②							
	③							
	④							
	⑤							
								LOAD F WITH CONTENTS OF E_1 , i.e. y

-	①							
23	②							
21-31	③							
								ULTIMATE PULSE REWRITE

* $\begin{bmatrix} y \\ y \\ y \\ y \end{bmatrix} = \begin{bmatrix} y_1 & y_2 & y_3 & y_4 \end{bmatrix}$

		SPECIFY CONFIGURATION (FROM MEMORY)		21 SPF
PK	24	α	100 $\rightarrow$ PK	

QK	00	α	
	01	α	
	SEE QKM TIMING		
	09	α	
	10	α	10 $\rightarrow$ E
	11	α	113 $\rightarrow$ QK
	13	α	$\overline{\text{start}} \rightarrow \text{FK}$ $\text{M} \xrightarrow{0,1} \text{E}$
	14	α	121 $\rightarrow$ QK
	21	α	10 $\rightarrow$ PI ₁
	22	α	
	23	α	$\text{M} \xrightarrow{0,1} \text{E}$ $\overline{10} \rightarrow \text{EB}$ $\overline{131} \rightarrow \text{QK}$
	31	α	

OP Class Decoder Lines Up:

PKIR_{def}
 PKIR_{QK}
 PKIR_f
 PKIR_{If}
 QKIR_{load}
 QKIR_{specify}

SPECIFY GROUP (OF FOUR CONFIGURATIONS FROM MEMORY)

OP CODE DESCRIPTION. SPG "specifies" a group of four configurations by loading the content of the selected Memory Element register into four successive F Memory registers. SPG is an indexable, but non-configurable instruction.

SPECIAL FEATURES. $PKIR_{CF}$ specifies the initial address of four successive registers in the F Memory. $PKIR_{CF}$ is indexed three times. Quarter-wise shifting to the right occurs in E during the instruction. FK controls E register pulses during part of the instruction.


SPG
22

DETAILS. The 36 bit operand word in the selected Memory Element register is placed in E. The FK cycle initiated in $QK^{13\alpha}$ repeats four times the process of storing the content of E_1 into the specified F Memory register. y_1 (see attached figure) is stored in the F Memory register specified by the CF bits originally transferred from $N_{4.8} - 4.1$ to $PKIR_{CF}$. (In the figure, these bits select register F_0 in the F Memory.)

Before the first FK iteration, $PKIR_{CF}$ is inhibited from indexing. However, before the second FK iteration, $PKIR_{CF}$ is indexed by one so that it selects the next F Memory register.

After the transfer between E_1 and the F Memory, the content of E is shifted quarter wise to the right. Thus, in the second iteration y_2 is stored in the F Memory.

At the end of four iterations, E contains the original operand word so that no "ultimate pulse" need occur.



QK	FK	STEP	MEMORY	M	E	QKIRCF	F MEMORY	PKIRCF	OPERATION
-	-	-	y*	m	0				
02-11		①		y	0				READ
132		②		y	y				E SET UP

QK³⁰ START FK

-	-								
0-1	③							F ₀	
	④							F ₀	LOAD F ₀ WITH CONTENTS OF E ₁ , i.e. y ₁
	⑤							F ₀	
2-3	⑥							F ₀ +1=F ₁	LOAD F ₁ WITH CONTENTS OF E ₂ , i.e. y ₂
	⑦							F ₁	
	⑧							F ₁	
4-5	⑨							F ₁ +1=F ₂	LOAD F ₂ WITH CONTENTS OF E ₃ , i.e. y ₃
	⑩							F ₂	
	⑪							F ₂	
6-7	⑫							F ₂ +F ₁ =F ₃	LOAD F ₃ WITH CONTENTS OF E ₄ , i.e. y ₄
	⑬							F ₃	
	⑭							F ₃	

-	-								
21-31	⑮	y	y	y	y				REWRITE

* $\boxed{y} = \boxed{y_4 y_3 y_2 y_1}$

		SPECIFY GROUP (OF FOUR CONFIGURATIONS FROM MEMORY)										22
PK	24	α										SPG
			100 → PK									

QK	00	α	
	01	α	
	SEE QKM TIMING		
	09	α	
	10	α	$\underline{10} \rightarrow E$
	11	α	$\underline{113} \rightarrow QK$
	13	α	$\begin{array}{l} \underline{1start} \rightarrow FK \\ M \xrightarrow{0,1} E \end{array}$
	14	α	$\underline{121} \rightarrow QK$
	21	α	$\underline{10} \rightarrow PI,$
	22	α	
23	α	$\underline{131} \rightarrow QK$	
31	α		

OP Class Decoder Lines Up:

PKIR^{def}
 PKIR^{QK}
 PKIR^f
 PKIR^{lf}
 PKIR^{ff}
 QKIR^{load}
 QKIR^{specify}

LOAD A, B, C, D (FROM MEMORY)

OP CODE DESCRIPTION. LD- "loads" the specified Arithmetic Element register with the content of the selected Memory Element register. These are configurable and indexable instructions.

SPECIAL COMMENT. The execution logic for these instructions is found, in modified form, in all the QKIR^{LOAD} type instructions.

DETAILS. The basic "loading" process consists of:




- 1) "Reading" the content of the selected Memory Element register into M. Slight variations will occur in this process depending on which memory register is selected.
- 2) Loading E with the content of the specified Arithmetic Element register. This is necessary in order that the configuration operation which follows will not disturb the inactive quarters of the specified Arithmetic Element register.
- 3) Configuring the operand. This consists of: (1) inversely permuting E, (2) transferring the content of M into E under "permuted activity" control, and (3) directly permuting the content of E.
- 4) Extending the sign of the configured operand. This is accomplished by a clear and complement operation under "sign extension" control.
- 5) Loading the specified Arithmetic Element register with the content of E.
- 6) Firing off an "ultimate pulse". This copies the original operand word from M into E.
- 7) Rewriting the original operand back into the selected Memory Element register. In the case of the V Memory, a rewrite phase is not necessary since the readout is not destructive.

LDA 24

LDB 25

LDC 26

LDD 27



LDB FROM V ILLUSTRATIVE EXAMPLE						
QK	STEP	MEMORY	M	E	B	OPERATION
—	—	y	m	e	b	
02-11	①	y	y	o	b	READ
11d	②	o	y	b	b	E SETUP
11B	③	o	y	b _p	b	CONFIGURATION
13d	④	o	y	b _p y _{pa}	b	
13B	⑤	o	y	b y _{cf}	b	
14d	⑥	o	y	b y _{cf}	o	SIGN EXTENSION
14B	⑦	o	y		o	
21d	⑧	o	y	b y _{cf}	b y _{cf}	"Load B"
23d	⑨	o	y	y	b y _{cf}	ULTIMATE PULSE
21-31	⑩	y	y	y	b y _{cf}	REWRITE

LDB FROM B ILLUSTRATIVE EXAMPLE					
QK	STEP	B	M	E	OPERATION
—	—	b	m	e	
2d	①	b	e	o	M SET UP
3d	②	b	e	b	
9d	③	b	b	e	
10d	④	b	b	o	
11d	⑤	b	b	b	E SET UP
11B	⑥	b	b	b _p	CONFIGURATION
13d	⑦	b	b	b _p b _{pa}	
13B	⑧	b	b	b b _{cf}	
14d	⑨	o	b	b b _{cf}	SIGN EXTENSION
14B	⑩	o	b	b b _{cf}	
21d	⑪	b b _{cf}	b	b b _{cf}	"Load B"
23d	⑫	b b _{cf}	b	b	ULTIMATE PULSE

LDB FROM E ILLUSTRATIVE EXAMPLE					
QK	STEP	B	M	E	OPERATION
—	—	b	m	e	
2d	①	b	e	o	M SET UP
3d	②	b	e	e	
10d	③	b	e	o	
11d	④	b	e	b	E SET UP
11B	⑤	b	e	b _p	CONFIGURATION
13d	⑥	b	e	b _p e _{pa}	
13B	⑦	b	e	b e _{cf}	
14d	⑧	o	e	b e _{cf}	SIGN EXTENSION
14B	⑨	o	e	b e _{cf}	
21d	⑩	b e _{cf}	e	b e _{cf}	"Load B"
23d	⑪	b e _{cf}	e	e	ULTIMATE PULSE



LDA(B, C and D) (24 (5, 6 and 7))

STORE E (IN MEMORY)

OP CODE DESCRIPTION. STE "stores" the content of the E register in the selected Memory Element register. STE is a configurable and indexable instruction.

SPECIAL FEATURES. The "ultimate pulse", which normally copies the word to be "stored" in memory also into the E register, does not occur.

DETAILS. See the description of the STA (B, C and D) OP codes for an explanation of the basic "storing" process. The execution logic for STE is similar to that for the other ST- OP codes, except that the transfers copying the content of the specified register into E and vice versa are omitted, since E is the specified register, and the "ultimate pulse" does not occur.



STE in V ILLUSTRATIVE EXAMPLE					
QK	STEP	V MEMORY	M	E	OPERATION
—	—	y	m	e	
02-11	①	0	y	e	READ
11β	②	0	y	e _p	CONFIGURATION
13α	③	0	y e _{cf}	e _p	
13β	④	0	y e _{cf}	e	RESTORE E
21-31	⑤	y e _{cf}	y e _{cf}	e	REWRITE (STORE E")

STE in E ILLUSTRATIVE EXAMPLE				
QK	STEP	E	M	OPERATION
—	—	e	m	
02α	①	0	e	M SET UP
09α	②	e	e	
11β	③	e _p	e	CONFIGURATION
13α	④	e _p	e e _{cf}	
13β	⑤	e	e e _{cf}	RESTORE E
21α	⑥	e e _{cf}	e	"STORE E" in E

STE (30)

		STORE E (IN MEMORY)		30
				STE
PK	24	α	$\overline{LO} \rightarrow PK$	

00	α	$QI^{start} \cdot \$
----	----------	--

OP Class Decoder Lines Up:


PKIR^{def}
 PKIR^{ind}
 PKIR^{QK}
 QKIRst
 QKIR^{store}
 QKIR^E

FILE CONFIGURATION (IN MEMORY)

OP CODE DESCRIPTION. FLF "files" the content of the specified F Memory register in the selected Memory Element register. FLF is an indexable, but non-configurable instruction.

SPECIAL FEATURES. An FK cycle is initiated during the PK cycle. The PK counter controls the E register pulses during part of the instruction. Quarter wise shifting to the right occurs in E.

DETAILS. The FK cycle, initiated by $PK^{13\alpha}$, shifts the content of E quarter wise to the right. The content of the F Memory register selected by the $PKIR_{CF}$ bits is then loaded into E_4 . The content of E is then shifted quarter wise to the left. This leaves the content of the selected F Memory register in E_1 . The FK counter then stops and the QK counter starts. At $QK^{13\alpha}$ the content of E_1 is transferred into M_1 . This places the content of the selected F Memory register in M_1 and leaves M_{4-2} with its original content. The content of M is then written in memory.



$PK^{13d} \supset 0 \rightarrow FI; FI \rightarrow EB; PKIR^{SF} \supset START FK$

FK	STEP	MEMORY	M	E	QKIRCF	F MEMORY	OPERATION
-	-			E_1, E_2, E_3, E_4		f	
0-2	①			f, f, f, f	f	f	LOAD E_1 WITH CONTENTS OF $F, i.e. f$
	②			f, f, f, f	f	f	
	③			f, f, f, f	f	f	

$FK^{2d} \supset 1 \rightarrow FI; FI \rightarrow PI; QKS \rightarrow START_2' = QI^{START}$

QK

		y	m	e_1, e_2, e_3, f		
02-11	④			e_1, e_2, e_3, f		READ
13d	⑤			e_1, e_2, e_3, f		M. LOADED WITH f
21d	⑥			e_1, e_2, e_3, f		ULTIMATE PULSE
21-31	⑦			e_1, e_2, e_3, f		REWRITE

$$y = \begin{bmatrix} y_1 & y_2 & y_3 & y_4 \end{bmatrix}$$

			FILE CONFIGURATION (IN MEMORY)																31	
																			FLF	
PK	24	α	100 → PK																	
	00	α	QIstart > 10 → PI ₁																	
	01	α																		
			SEE QKM TIMING																	
	09	α																		
	10	α																		
	11	α																		
	12	α																		
QK	13	α	MPA > E ₁ ^{0,1} → M ₁																	
	14	α	121 → QK																	
	21	α	QKM ^{VFF} > M ^{0,1} → E 10 → EB																	
	22	α																		
	23	α	10 → EB																	
			SEE QKM TIMING																	
	31	α																		

OP Class Decoder Lines Up:

PKIR^{def}
 PKIR^{QK}
 PKIR^f
 PKIR^{sf}
 QKIR^{store}
 QKIR^{file}

FILE GROUP (OF FOUR CONFIGURATIONS IN MEMORY)

OP CODE DESCRIPTIONS. FLG "files" a group of four successive F Memory words in a single register in the Memory Element. FLG is an indexable, but non-configurable instruction.


SPECIAL FEATURES. An FK cycle is initiated during the PK cycle. The FK counter controls E register pulses during part of the instruction. $PKIR_{CF}$ is indexed three times. Quarter-wise shifting to the right occurs in E.

DETAILS. The FK cycle, initiated by $PK^{13\alpha}$, repeats four times the basic process of loading E with the content of an F Memory register. The first word read out of the F Memory comes from the register selected by the CF bits. The content of E is shifted quarter wise to the right before the content of $QKIR_{CF}$ is copied into E_4 . (The content of E_1 is not shifted and is lost.)

Before the first FK iteration, $PKIR_{CF}$ is inhibited from indexing. However, before the second FK iteration, $PKIR_{CF}$ is indexed by one so that it selects the next F Memory register. The content of E is again shifted quarter wise to the right and the new content of $QKIR_{CF}$ is then loaded into E_4 .

At the end of four iterations, E contains the contents of four successive F Memory registers with the first in E_1 , the second in E_2 , f_3 , etc.

After the FK counter has loaded E with the content of four registers in the F Memory, FK stops running. The QK counter then starts and stores the contents of E in the selected Memory Element register.



PK¹³ → L₀ → FI; FI⁰ → EB⁰; PKIR^{3F} → START FK

FK	STEP	MEMORY	M	E E ₄ E ₃ E ₂ E ₁	QKIRCF	F MEMORY F ₀ F ₁ F ₂ F ₃	PKIRCF (F Mem Add)	OPERATION
—	—			E ₄ E ₃ E ₂ E ₁		F ₀ F ₁ F ₂ F ₃	F ₀	
0-1	①			F ₀ E ₄ E ₃ E ₁	F ₀	F ₀	F ₀	LOAD E ₄ WITH CONTENTS OF F ₀ , i.e. F ₀
	②			F ₀ E ₄ E ₃ E ₁	F ₀	F ₀	F ₀	
2-3	③			F ₁ F ₀ E ₄ E ₃	F ₁	F ₁	F ₀ + 1 = F ₁	LOAD E ₄ WITH CONTENTS OF F ₁ , i.e. F ₁
	④			F ₁ F ₀ E ₄ E ₃	F ₁	F ₁	F ₁	
4-5	⑤			F ₂ F ₁ F ₀ E ₄	F ₂	F ₂	F ₁ + 1 = F ₂	LOAD E ₄ WITH CONTENTS OF F ₂ , i.e. F ₂
	⑥			F ₂ F ₁ F ₀ E ₄	F ₂	F ₂	F ₂	
6-7	⑦			F ₃ F ₂ F ₁ F ₀	F ₃	F ₃	F ₂ + 1 = F ₃	LOAD E ₄ WITH CONTENTS OF F ₃ , i.e. F ₃
	⑧			F ₃ F ₂ F ₁ F ₀	F ₃	F ₃	F ₃	
	⑨			F ₃ F ₂ F ₁ F ₀	F ₃	F ₃	F ₃	

FK⁷⁰ → LL → FI; FI¹ → PI¹; QKS⁰; START₂ = QJ^{START}

QK	STEP	Y	M	F	OPERATION
02-11	⑫	Y	Y		READ
13-2	⑬		Y		M SET UP
21-2	⑭		F		ULTIMATE PULSE
21-31	⑮	F	F	F	REWRITE

$$F = [F_3, F_2, F_1, F_0]$$

FILE GROUP (OF FOUR CONFIGURATIONS IN MEMORY)

PK	24	α	$100 \rightarrow PK$
----	----	----------	----------------------

	00	α	$QI^{start} \dots \rightarrow 10 \rightarrow PI_1$
	01	α	
	SEE QKM TIMING		
	09	α	
	10	α	
	11	α	
	12	α	
	13	α	$\overline{MPA} \dots \rightarrow E \xrightarrow{0,1} M$
QK	14	α	$121 \rightarrow QK$
	21	α	$\overline{QKMFF} \dots \rightarrow M \xrightarrow{0,1} E$ $10 \rightarrow EB$
	22	α	
	23	α	$10 \rightarrow EB$
	SEE QKM TIMING		
	31	α	

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{QK}
PKIR^f
PKIR^{sf}
PKIR^{ff}
QKIR^{store}
QKIR^{file}

STORE A, B, C, D (IN MEMORY)



OP CODE DESCRIPTION. ST- "stores" the content of the specified Arithmetic Element register in the selected Memory Element register. These are indexable and configurable instructions.

SPECIAL COMMENT. The basic execution logic of these instructions is found in modified form in all the QKIR^{STORE} type instructions.

DETAILS. The basic "storing" process consists of:

- 1) "Reading" the content of the selected Memory Element register into M. Slight variations will occur in this process depending on which memory register is selected.
- 2) Loading E with the content of the specified Arithmetic Element register.
- 3) Configuring the content of the specified Arithmetic Element register. This consists of inversely permuting the content of E and then transferring the content of E into M under permuted activity control.
- 4) Restoring the content of E. This is done by a direct permutation pulse. In STA (B, C, D) this is an unnecessary step, since the effect is wiped out by the succeeding "ultimate" pulse, but it is used by certain OP codes (e.g., STE) which make use of the basic store process.
- 5) Firing off an "ultimate pulse". This copies the word being stored in memory into E.
- 6) Writing, i.e., "storing", the content of M in the selected Memory Element register. This process will vary depending on the memory selected.

STA 34
STB 35
STC 36
STD 37



STB in $\bar{V}$ ILLUSTRATIVE EXAMPLE						
QK	STEP	$\bar{V}$ MEMORY	M	E	B	OPERATION
—	—	y	m	e	b	
02-11	①	0	y	o	b	READ
11d	②	0	y	b	b	E SET UP
11B	③	0	y	b $\bar{p}$	b	
13d	④	0	y b $\bar{c}_f$	b $\bar{p}$	b	CONFIGURATION
13B	⑤	0	y b $\bar{c}_f$	b	b	RESTORE E
21d	⑥	0	y b $\bar{c}_f$	y b $\bar{c}_f$	b	ULTIMATE PULSE
21-31	⑦	y b $\bar{c}_f$	y b $\bar{c}_f$	y b $\bar{c}_f$	b	REWRITE ("Store B")

STB in B ILLUSTRATIVE EXAMPLE					
QK	STEP	B	M	E	OPERATION
—	—	b	m	e	
2d	①	b	e	o	
3d	②	b	e	b	
9d	③	b	b	e	M SET UP
10d	④	b	b	o	
11d	⑤	b	b	b	E SET UP
11B	⑥	b	b	b $\bar{p}$	
13d	⑦	b	b b $\bar{c}_f$	b $\bar{p}$	CONFIGURATION
13B	⑧	b	b b $\bar{c}_f$	b	RESTORE E
21d	⑨	b	b b $\bar{c}_f$	b b $\bar{c}_f$	ULTIMATE PULSE
22d	⑩	o	b b $\bar{c}_f$	b b $\bar{c}_f$	"Store B" in B *
23d	⑪	b b $\bar{c}_f$	b b $\bar{c}_f$	b b $\bar{c}_f$	

* STB in E is the same as STB in B except STEPS ⑩ and ⑪ are omitted, i.e. the register manipulations are completed with the ULTIMATE PULSE

STA(B, C and D) (34(5, 6 and 7))


INTERSECT E (WITH MEMORY)

ITE
40

OP CODE DESCRIPTION. ITE "intersects" (logically AND's) the active quarters of E with the content of the selected Memory Element register. The logical product is left in the E register. ITE is an indexable and configurable instruction.

SPECIAL COMMENT. The logical AND of the content of M and E is formed by copying the ZEROS of M into E.

DETAILS. The logic of this OP code is the same as that of LDE, except that ZEROS are copied into E under permuted activity control in $QK^{13\alpha}$, instead of ZEROS and ONES, and no sign extension occurs.



ITE ILLUSTRATIVE EXAMPLE					
QK TIME LEVEL	STEP	MEM	M	E	OPERATION
—	—	y	m	e	
$QK^{02} - QK^0$	①	y	y	e	READ
$QK^{11\beta}$	②	y	y	$e\bar{p}$	"INTERSECT" CONFIGURED CONTENTS OF MEMORY WITH CONTENTS OF E
QK^{13d}	③	y	y	$e\bar{p} \mid y_{ap} \cdot e\bar{p}$	
$QK^{13\beta}$	④	y	y	$e \mid y_{cf} \cdot e$	
$QK^{21} - QK^{21}$	⑤	y	y	$e \mid y_{cf} \cdot e$	REWRITE

		INTERSECT E (WITH MEMORY)		40
				ITE
PK	24	α	$L_{00} \rightarrow PK$	

00	α	$QI^{start} \dots \dots \dots \rightarrow \underline{L^{start}} \rightarrow FK, \underline{L_0} \rightarrow PI,$
01	α	
SEE QKM TIMING		
09	α	
10	α	
11	α	$\underline{L_{13}} \rightarrow QK$
	β	$\underline{L_{\bar{P}}} \rightarrow E$
13	α	$M \xrightarrow{0} \xrightarrow{a,p} E$
	β	$\underline{L_P} \rightarrow E$
14	α	$\underline{L_{21}} \rightarrow QK$
21	α	
22	α	
23	α	$\underline{L_0} \rightarrow EB$
SEE QKM TIMING		
31	α	

OP Class Decoder Lines Up:

$PKIR^{def}$
 $PKIR^{ind}$
 $PKIR^{QK}$
 $QKIR^{oad}$
 $QKIR^E$

INTERSECT A (WITH MEMORY)

OP CODE DESCRIPTION. ITA "intersects" (logically AND's) the active subwords in A with the content of the selected Memory Element register. The logical product is placed in the A register. ITA is an indexable and configurable instruction.


ITA
41

SPECIAL COMMENT. The logical OR of the content of A and E is formed by copying the ONES of A into E. The logical AND of the two factors is formed by complementing in E the logical OR of their two complements.

DETAILS. The E register is cleared and complemented. The content of M is transferred into E under permuted activity control and then the content of E is directly permuted. Finally, the sign of the configured operand is extended. These operations set up E for the logical manipulations that take place during the balance of the QK cycle.

At $QK^{21\alpha}$ the inactive subwords of E contain ONES and the active subwords contain the configured operand with its sign extended. The A and E registers are now complemented. This places ZEROS in the inactive subwords of E.

The ONES in A are now transferred into E. This leaves the logical sum $(\bar{a} + \overline{y_{CF_{SE}}})$ in the active subwords of E and $\bar{a}$ in the inactive subwords of E. E is now complemented. The active subwords of E now contain the logical product $(y_{CF_{SE}} \cdot a)$ and the inactive subwords contain a . The content of E (the logical AND) is now copied into A. The original operand (y) is rewritten in memory and also copied into E.



QK TIME LEVEL	STEP	MEMORY	M	E	A	OPERATION
QK ¹⁰² -QK ¹¹	①	y	y	0	a	READ
QK ¹⁰²	②		y	0	a	E SET Up
QK ¹⁰³	③		y	1	a	
QK ¹¹³	④		y	1 $\bar{p}$	a	CONFIGURATION
QK ^{13d}	⑤		y	1 $\bar{p}$ y _{CF}	a	
QK ¹³³	⑥		y	1 y _{CF}	a	
QK ¹⁴	⑦		y	1 y _{CFSE}	a	SIGN EXTENSION
QK ¹⁴³	⑧		y		a	
QK ^{21d}	⑨		y	1 y _{CFSE}	$\bar{a}$	"INTERSECT" SIGN EXTENDED- CONFIGURED CONTENTS OF MEMORY WITH CONTENTS OF A.
QK ²¹³	⑩		y	0 y _{CFSE}	$\bar{a}$	
QK ^{22d}	⑪		y	$\bar{a}$ $\bar{a} + y_{CFSE}$	0	
QK ²²³	⑫		y	a a · y _{CFSE}	0	
QK ²³³	⑬		y	y	a a · y _{CFSE}	
QK ³¹ -QK ³¹	⑭	y	y	y	a a · y _{CFSE}	REWRITE

INTERSECT A (WITH MEMORY)

41
ITA

PK 24 α 100 PK

00	α	QIstart $\rightarrow$ $\rightarrow$ start $\rightarrow$ FK, $\rightarrow$ PI,
01	α	
SEE QKM TIMING		
09	α	
10	α	$\rightarrow$ E
	β	$\rightarrow$ E
11	α	$\rightarrow$ QK
	β	$\rightarrow$ E
13	α	$\rightarrow$ E
	β	$\rightarrow$ E
14	α	$\rightarrow$ E $\rightarrow$ QK
	β	$\rightarrow$ E
21	α	$\rightarrow$ A
	β	$\rightarrow$ E
22	α	$\rightarrow$ E $\rightarrow$ A
	β	$\rightarrow$ E
23	α	$\rightarrow$ A $\rightarrow$ E $\rightarrow$ EB
SEE QKM TIMING		
31	α	

QK

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{ind}
PKIR^{QK}
PKIR^{AE}
QKIR^{ld}
QKIR^{load}


UNITE A (WITH MEMORY)

OP CODE DESCRIPTION. UNA "unites" (logically OR's) the active subwords in A with the content of the selected Memory Element register. The logical sum is placed in the A register. UNA is an indexable and configurable instruction.

SPECIAL COMMENT. The logical OR of the content of the A and E register is formed by copying the ONES of A into E.

DETAILS. The execution logic for UNA is identical to that for ITA except for the three complement pulses to A and E at $QK^{21\alpha}$, $QK^{21\beta}$ and $QK^{22\beta}$. Thus the logical OR, rather than the logical AND of the two numbers is placed in A.

UNA
42



QR TIME LEVEL	STEP	MEMORY	M	E	A	OPERATION
—	—	y	mm	e	a	
QR ⁰² -QR ¹¹	①				a	READ
QR ^{10α}	②		y	0	a	CLEAR E
QR ^{11β}	③		y	0 _F	a	CONFIGURATION
QR ^{12α}	④		y	0 y _{ap}	a	
QR ^{13β}	⑤		y	0 y _{CF}	a	
QR ^{14α}	⑥		y	0 y _{CFSE}	a	SIGN EXTENSION
QR ^{14β}	⑦		y			
QR ^{22α}	⑧		y	a y _{CF+α} _{SE}	0	"UNITE" SIGN- EXTENDED, CON- FIGURED CONTENTS OF MEMORY WITH CONTENTS OF A
QR ^{23α}	⑨		y	y	a y _{CF+α} _{SE}	
QR ²¹ -QR ²⁴	⑩	y	y	y	a y _{CF+α} _{SE}	REWRITE

UNA(42)

UNITE A (WITH MEMORY)

PK	24	α	$\overline{LO} \rightarrow PK$
----	----	----------	--------------------------------

00	α	$QI^{start} \dots \dots \dots \rightarrow \overline{LO} \rightarrow FK, \overline{LO} \rightarrow PI,$
01	α	
SEE QKM TIMING		
09	α	
10	α	$\overline{LO} \rightarrow E$
11	α	$\overline{L13} \rightarrow QK$
	β	$\overline{L\overline{P}} \rightarrow E$
13	α	$M \xrightarrow{\substack{0,1 \\ \alpha, \beta}} E$
	β	$\overline{LP} \rightarrow E$
14	α	$\overline{LO} \xrightarrow{SE} E$ $\overline{L21} \rightarrow QK$
	β	$\overline{LC} \xrightarrow{SE} E$
21	α	
22	α	$A \xrightarrow{I} E$ $\overline{LO} \rightarrow A$
23	α	$E \xrightarrow{I} A$ $M \xrightarrow{\substack{0,1 \\ \alpha, \beta}} E$ $\overline{LO} \rightarrow EB$
SEE QKM TIMING		
31	α	

QK

OP Class Decoder Lines Up.

PKIR^{def}
PKIR^{ind}
PKIR^{QK}
PKIR^{AE}
QKIR^{ld}
QKIR^{load}

SKIP IF E DIFFERS (FROM MEMORY)

OP CODE DESCRIPTION. SED compares the content of the E register with the content of the selected Memory Element register; if any of the active subwords "differ", a SKIP occurs, i.e., P is indexed twice during the PK cycle instead of once. SED is an indexable and configurable instruction.

SPECIAL FEATURES. SED has an extended PK cycle (PK^{25} through PK^{31}). SED is also characterized by: (1) double indexing of P; (2) "exclusive or" transfers between M and E under permuted activity control; and (3) a $PK^{25\alpha}$ waiting state. In this instruction, the active quarters of E are sampled for a non-zero condition by an $E^{SKIP ZERO}$ net.

SED
43

DETAILS. The SED example shown was worked out for a specific configuration and for specific numerical values of operand and data in E. The general features of the instruction should be apparent from the example.


In the example, the original content of E is shifted quarter wise to the right by an inverse permutation pulse. An "exclusive or" transfer between M and E under permuted activity control then occurs. This is followed by a direct permutation. This process compares the bits in the active quarters of E with the corresponding bits of the configured operand. If the compared bits are identical, ZEROS are left in the corresponding E bit positions; if they are not identical, ONES are left in the E bit positions.

At $QK^{14\alpha}$, E_1 contains $y_4 + e_1$ and E_2 contains $y_1 + e_2$. In the numerical example, $y_4 = e_1$, therefore $y_4 + e_1$ is all ZEROS. However, $y_1 \neq e_2$, therefore $y_1 + e_2$ contains some ONES.

The $E^{SKIP ZERO}$ net samples the active quarters of E. An "E different from memory" condition is discovered in E_2 and an $E^{SKIP ZERO}$ level is generated. PK meanwhile jumps to the $PK^{31\alpha}$ state from the $PK^{25\alpha}$ waiting state. Since $PK^{31\alpha}$ sees an $E^{SKIP ZERO}$ level, P is indexed (note that P was already indexed in $PK^{24\alpha}$).

Note that the change sequence condition are sampled both in PK^{24} and in PK^{31} .

The balance of the QK cycle restores E to its original content and executes the write cycle. The numerical example shows how the second "exclusive or" transfer restores E to its original value.



$E^{\text{SKIP ZERO}} \cdot PK^{312} \supset \overline{P} + 1 \rightarrow P$
(SEE BELOW)

SED ILLUSTRATIVE EXAMPLE

Fracture $f_1(9,9,9,9)$

PERMUTATION $\therefore \therefore$ perm 3 (rotate one quarter to the left)

ACTIVITY { QUARTERS 1 & 2 ACTIVE
" 3 & 4 INACTIVE

OPERAND, E SEE NUMERICAL EXAMPLE
BELOW

QK	STEP	MAJOR	M	E				OPERATION
-	-	y	m	e				-
02-11	①		y ₄ y ₃ y ₂ y ₁	e ₄	e ₃	e ₂	e ₁	READ
11β	②			e ₁	e ₄	e ₃	e ₂	"COMPARE" ACTIVE QUARTERS
13α	③			y ₄ ⊕e ₁	e ₄	e ₃	y ₁ ⊕e ₂	OF M AND E. SAMPLE SKIP
13β	④			e ₄	e ₃	y ₄ ⊕e ₂	y ₁ ⊕e ₁	NET(SEE BELOW). SKIP IF
21β	⑤			y ₄ ⊕e ₁	e ₄	e ₃	y ₁ ⊕e ₂	E DIFFERS, I.E. IF <u>ANY</u> ACTIVE
23α	⑥			e ₁ *	e ₄	e ₃	e ₂ *	QUARTER OF E IS ZERO
23β	⑦			e ₄	e ₃	e ₂	e ₁	RESTORE E
21-31	⑧		y	y	e			

NUMERICAL EXAMPLE OF EXCLUSIVE OR TRANSFER ($x \oplus e \rightarrow e$)

5.

0	1	0	1	0	1	1	0	0
---	---	---	---	---	---	---	---	---

e_1

0	1	0	0	1	0
---	---	---	---	---	---


$$y_1 \oplus e_2 \quad \boxed{000000110}$$

y₁ 0 1 0 1 1 1 0 1 0

e_1

0	1	0	1	1	1	0	1	0
---	---	---	---	---	---	---	---	---

$y_9 \oplus e_1$

$$y_1 \oplus (y_1 \oplus e_2) = e_2 \quad \boxed{0 \mid 0 \mid 0 \mid 0 \mid 0}$$
$$y \oplus (y \oplus e) = e \quad | \quad 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0$$


SED(43)

SKIP IF E DIFFERS (WITH MEMORY)

PK	24	α	
	25	α	$QKIR^{sed} \cdot QK^{14\alpha} \dots \Rightarrow \overline{PK'} + 1 \rightarrow PK$ $L31 \rightarrow PK$
	31	α	$E^{skip \overline{zero}} \dots \Rightarrow \overline{P'} + 1 \rightarrow P$ $PI^{ch seq} \dots \Rightarrow L1 \rightarrow PI_3$

QK	00	α	$QI^{start} \dots \Rightarrow Lstart \rightarrow FK, L0 \rightarrow PI_1$
	01	α	
	SEE QKM TIMING		
	09	α	
	10	α	
	11	α	$L13 \rightarrow QK$
		β	$L\overline{P} \rightarrow E$
	13	α	$M \oplus E \xrightarrow{a,p} E$
		β	$L\overline{P} \rightarrow E$
	14	α	$L21 \rightarrow QK$ $L31 \rightarrow PK$
	21	β	$L\overline{P} \rightarrow E$
	22	α	
	23	α	$M \oplus E \xrightarrow{a,p} E$
		β	$L0 \rightarrow EB$
	SEE QKM TIMING		
	31	α	

OP Class Decoder Lines Up:

$PKIR^{def}$
 $PKIR^{ind}$
 $PKIR^{QK}$
 $PKIR^{dis}$
 $QKIR^{load}$
 $QKIR^E$

$$E^{skip \overline{zero}} = \sum_i QKIR^{act_i} \cdot \left(\sum_j E_{i,j}^1 \right)$$

JUMP ON OVERFLOW (IN A)

OP CODE DESCRIPTION. JOV performs a "jump" to the specified memory address, if the overflow flip-flop in the sign quarter of any active subword of A is set (Z_1^1). JOV is an indexable and configurable instruction.


SPECIAL FEATURES. JOV has an extended PK cycle (PK^{21} through PK^{31}) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine the fracture and activity of the A register. An AEJ net is used to sample the Z overflow flip-flops.

DETAILS. $PK^{31\alpha}$ samples the AEJ net. If an AEJ level is present, the output of the X Adder is strobed into P and the content of P is transferred into $E_{2,1}$. The output of the X Adder is the indexed base address.

Note that P is not changed if an alarm condition exists (AL) unless the Auto Start switch is turned on.

Note also that the change sequence condition is sampled both in PK^{24} and PK^{31} .

JOV 44



* THE OUTPUT OF THE X ADDER (XA) EQUALS THE ARITHMETIC SUM OF X AND $N_{1,2}$

PK

PKIR^{def}
PKIR^{ind}
PKIR^{AE}
PKIR^{ja}
PKIR^{dis}

$$AEJ = PKIR^{jov} \cdot \left[\begin{aligned} &Z_1^1 \cdot QKIR^{f_3+f_4} \cdot QKIR^{ext act_1} \\ &+ Z_2^1 \cdot QKIR^{f_2+f_4} \cdot QKIR^{ext act_2} \\ &+ Z_3^1 \cdot QKIR^{f_4} \cdot QKIR^{ext act_3} \\ &+ Z_4^1 \cdot QKIR^{ext act_4} \end{aligned} \right]$$

JUMP ON POSITIVE A

OP CODE DESCRIPTION. JPA performs a "jump" to the specified memory address, if the sign of any non-zero subword in A is positive. JPA is an indexable and configurable instruction.


SPECIAL FEATURES. JPA has an extended PK cycle (PK^{21} through PK^{31}) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine the fracture and activity of the A register. An AEJ net is used to sample the state of the sign bits in the A register.

DETAILS. $PK^{31\alpha}$ samples the AEJ net. If an AEJ level is present, the output of the X Adder is strobed into P and the content of P is transferred into $E_{2,1}$. The output of the X Adder is the indexed base address.

Note that P is not changed if an alarm condition exists (AL) unless the AUTO START switch is turned on.

Note also that the change sequence condition is sampled both in PK^{24} and PK^{31} .

JPA 46



* THE OUTPUT OF THE X ADDER (XA) EQUALS THE ARITHMETIC SUM OF X_j AND Y_j , i.e. $X_j + Y_j$.

JUMP ON POSITIVE (IN A)

46
JPA

PK

24	α	
25	α	$AEJ + QB' + FI^0 \cdot \cdot \cdot \cdot \cdot \supset \overline{PK'} + 1 \rightarrow PK$
26	α	$L3 \rightarrow PK$
31	α	$AEJ \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \supset P \xrightarrow{j} E_{2,1}$ $AEJ \cdot (\overline{AL} + \text{AUTO-START}) \cdot \cdot \cdot \cdot \cdot \supset XA \xrightarrow{j} P$ $PIch\ seg \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \supset L1 \rightarrow PI_3$

OP Class Decoder Lines Up:

$PKIR^{def}$
 $PKIR^{ind}$
 $PKIR^{AE}$
 $PKIR^{ja}$
 $PKIR^{dis}$

$$\begin{aligned}
 AEJ = PKIR^{jpa} \cdot [& A_1^0 \cdot QKIR^{f_3+f_4} \cdot \overline{A_1^{+0}} \cdot QKIR^{extract_1} \\
 & + A_2^0 \cdot (QKIR^{f_2+f_4} \cdot \overline{A_2^{+0}} + QKIR^{f_2} \cdot \overline{A_1^{+0}}) \cdot QKIR^{extract_2} \\
 & + A_3^0 \cdot QKIR^{f_4} \cdot \overline{A_3^{+0}} \cdot QKIR^{extract_3} \\
 & + A_4^0 \cdot (\overline{A_4^{+0}} + QKIR^{f_4} \cdot \overline{A_3^{+0}} + QKIR^{f_1+f_3} \cdot \overline{A_2^{+0}} + \\
 & \quad QKIR^{f_1} \cdot \overline{A_1^{+0}}) \cdot QKIR^{extract_1}]
 \end{aligned}$$

JUMP ON NEGATIVE A


OP CODE DESCRIPTION. JNA performs a "jump" to the specified memory address, if the sign of any non-zero subword in A is negative. This is an indexable and configurable instruction.

SPECIAL FEATURES. JNA has an extended PK cycle (PK^{21} through PK^{31}) and no QK cycle. This is an instruction in which the FK counter is started in the PK cycle, since configuration information is used to determine fracture and activity in the A register. An AEJ net is used to sample the state of the sign bits in the A register.

DETAILS. $PK^{31\alpha}$ samples the AEJ net. If an AEJ level is present, the output of the X Adder is strobed into P and the content of P are transferred into $E_{2,1}$. The output of the X Adder is the indexed base address.

Note that P is not changed if an alarm condition exists (AL) unless the AUTO START switch is turned on.

Note also that the change sequence condition is sampled both in PK^{24} and PK^{31} .



PK

PKIR^{def}
PKIR^{ind}
PKIR^{AE}
PKIR^{ja}
PKIR^{dis}

$$AEJ = PKIR^{jna} \cdot [A_1' \cdot QKIR^{f_3+f_4} \cdot \overline{A_1^0} \cdot QKIR^{ext act_1} + A_2' \cdot (QKIR^{f_2+f_4} \cdot \overline{A_2^0} + QKIR^{f_2} \cdot \overline{A_1^0}) \cdot QKIR^{ext act_2} + A_3' \cdot QKIR^{f_4} \cdot \overline{A_3^0} \cdot QKIR^{ext act_3} + A_4' \cdot (\overline{A_4^0} + QKIR^{f_4} \cdot \overline{A_3^0} + QKIR^{f_1+f_3} \cdot \overline{A_2^0} + QKIR^{f_1} \cdot \overline{A_1^0}) \cdot QKIR^{ext act_1}]$$

EXCHANGE A (WITH MEMORY)

OP CODE DESCRIPTION. EXA "exchanges" the content of the A register with the selected Memory Element register. EXA is a configurable and indexable instruction.


SPECIAL FEATURES. The content of M and E are "exchanged" under permuted activity control.

DETAILS. M is loaded with the operand word and E is loaded with the content of A.

The content of E is then inversely permuted; an interchange of the content of M and E under permuted activity control occurs; and then the content of E is directly permuted. This leaves the inversely configured content of A in M and the configured operand word in E. The sign of the configured operand word is then extended.

The balance of the QK cycle is used to load A with the configured operand word, with its sign extended, and write the configured original content of A in memory.

Note that this instruction essentially performs a LDA and a STA simultaneously.



QK	STEP	MEMORY	M	E	A	OPERATION
-	-	y	m	e	a	
03-11	①		y	e		READ
10d	②			o		
11d	③			a		E SET UP
11B	④			a $\bar{p}$		
13d	⑤		y a _{CF}	a y _{CF}		CONFIGURATION
13B	⑥			a y _{CFSE}		
14d	⑦				o	SIGN EXTENSION
14B	⑧				o	
21d	⑨			y a _{CF}	a y _{CFSE}	ULTIMATE PULSE
21-31	⑩	y a _{CF}		y a _{CF}	a y _{CFSE}	REWRITE

EXA (54)

EXCHANGE A (WITH MEMORY)

PK 24 α $\overline{L00} \rightarrow PK$

00	α	$QI_{start} \dots \dots \dots \supset \overline{Lstart} \rightarrow FK, \overline{L0} \rightarrow PI,$
01	α	
SEE QKM TIMING		
09	α	
10	α	$\overline{L0} \rightarrow E$
11	α	$A \xrightarrow{I} E$
	β	$\overline{LP} \rightarrow E$
12	α	
13	α	$\overline{MPA} \dots \dots \dots \supset \begin{matrix} M \xrightarrow{0,1} E \\ \xrightarrow{0,1} P \\ E \xrightarrow{0,1} M \\ \xrightarrow{0,1} P \end{matrix}$
	β	$\overline{LP} \rightarrow E$
14	α	$\begin{matrix} \overline{L0} \xrightarrow{SE} E \\ \overline{L0} \rightarrow A \\ \overline{L21} \rightarrow QK \end{matrix}$
	β	$\overline{LC} \xrightarrow{SE} E$
21	α	$\begin{matrix} E \xrightarrow{I} A \\ M \xrightarrow{0,1} E \end{matrix}$
22	α	
23	α	$\overline{L0} \rightarrow EB$
SEE QKM TIMING		
31	α	

QK

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{ind}
PKIR^{QK}
PKIR^{AE}

QKIR^A
QKIR^{ld}
QKIR^{store}
QKIRst

INSERT (A IN MEMORY)

OP CODE DESCRIPTION. INS "inserts" (stores) the content of the flip-flops in A, corresponding to those flip-flops in B containing ONES, into the selected Memory Element register. The other memory bits in the selected Memory Element register are left unaffected. The effect of the instruction would be identical to that of a STA in which bits of A were transmitted to memory through a "mask" (or "sieve") corresponding to the ONES of B. INS is a configurable and indexable instruction.


SPECIAL COMMENT. The logical AND of the content of two registers is formed by copying the ZEROS of one register into the second register. The logical OR of the content of two registers is formed by copying the ONES of one register into the second register. The logical AND of two factors is formed by complementing the OR of the complements of the two factors.

DETAILS. The timing and an example of the instruction are illustrated in the figure.

In the example the bits in A_3 corresponding to ONES in B_3 are placed in Y_2 . Y_2 is associated with A_3 and B_3 because of the configuration. Whenever there are ZEROS in B_3 , the corresponding Y_2 bits are left unaltered. The expression $(\bar{b}_3 \cdot y_2 + b_3 \cdot a_3)$ accomplishes the desired "masking" operation.

First $\bar{b}_3 \cdot y_2$ is formed in M_2 . Then $b_3 \cdot a_3$ is formed in E_2 . The logical OR of these two terms is formed by copying the ONES in E_2 into M_2 . M_2 now contains $\bar{b}_3 \cdot y_2 + b_3 \cdot a_3$ and this is rewritten in the Y_2 quarter of the memory register.

Similarly $(\bar{b}_2 \cdot y_1 + b_2 \cdot a_2)$ is formed and stored in the Y_1 quarter of the memory register.



INS ILLUSTRATIVE EXAMPLE

CONFIGURATION



DATA

See numerical example

NUMERICAL EXAMPLE

y_2	1 0 0 1 1 0 0 0 1	y_1	1 0 1 0 1 0 1 0 1
b_3	1 1 0 0 1 1 1 0 0	b_2	0 0 0 0 0 0 1 1 1
a_3	0 1 1 0 0 1 0 1 1	a_2	0 1 0 1 0 1 0 1 0
$\bar{b}_3$	0 0 1 1 0 0 0 1 1	$\bar{b}_2$	1 1 1 1 0 0 0 0
$\bar{a}_3$	1 0 0 1 1 0 1 0 0	$\bar{a}_2$	1 0 1 0 1 0 1 0

$$\bar{b}_2 \cdot y_2 = 0 0 0 1 0 0 0 0 1$$

$$\bar{b}_2 \cdot y_1 = 1 0 1 0 1 0 0 0 0$$

$$b_3 \cdot a_3 = 0 1 0 0 0 1 0 0 0$$

$$b_2 \cdot a_2 = 0 0 0 0 0 1 0 1 0$$

$$(\bar{b}_3 \cdot y_2 + b_3 \cdot a_3) = 0 1 0 1 0 1 0 0 1 \quad | \quad (\bar{b}_2 \cdot y_1 + b_2 \cdot a_2) = 1 0 1 0 1 0 1 0$$

$$INS = (\bar{b} \cdot y)_{CF} + (a \cdot f)_{CF} \rightarrow Y$$

QK	STEP	MEMORY	M	E	A	B	OPERATION
-	-		m	e	a	b	
02-11	①		y_1 y_3 y_2 y_1	c_4 c_3 c_2 c_1	a_4 a_3 a_2 a_1	b_4 b_3 b_2 b_1	READ
102	②			0 0 0 0	$\bar{a}_4$ $\bar{a}_3$ $\bar{a}_2$ $\bar{a}_1$	$\bar{b}_4$ $\bar{b}_3$ $\bar{b}_2$ $\bar{b}_1$	
112	③			$\bar{b}_4$ $\bar{b}_3$ $\bar{b}_2$ $\bar{b}_1$			E SET UP
112	④			$\bar{b}_4$ $\bar{b}_3$ $\bar{b}_2$ $\bar{b}_1$			
132	⑤		$\bar{b}_3 \cdot y_2$	$\bar{b}_4$ $\bar{b}_3$ $\bar{b}_2$ $\bar{b}_1$			
132	⑥			$\bar{b}_4$ $\bar{b}_3$ $\bar{b}_2$ $\bar{b}_1$			
142	⑦			$\bar{b}_4 + \bar{a}_4$ $\bar{b}_3 + \bar{a}_3$ $\bar{b}_2 + \bar{a}_2$ $\bar{b}_1 + \bar{a}_1$			LOGICAL TRANSFERS
142	⑧			$b_4 \cdot a_4$ $b_3 \cdot a_3$ $b_2 \cdot a_2$ $b_1 \cdot a_1$			
182	⑨			$b_4 \cdot a_4$ $b_3 \cdot a_3$ $b_2 \cdot a_2$ $b_1 \cdot a_1$			
192	⑩		$\bar{b}_3 \cdot y_2 + b_3 \cdot a_3$ $\bar{b}_2 \cdot y_1 + b_2 \cdot a_2$	$b_4 \cdot a_4$ $b_3 \cdot a_3$ $b_2 \cdot a_2$ $b_1 \cdot a_1$			
212	⑪			y_1 y_3 $\bar{b}_3 \cdot y_2 + b_3 \cdot a_3$ $\bar{b}_2 \cdot y_1 + b_2 \cdot a_2$	a_4 a_3 a_2 a_1	b_4 b_3 b_2 b_1	
21-31	⑫		y_1 y_3 $\bar{b}_3 \cdot y_2 + b_3 \cdot a_3$ $\bar{b}_2 \cdot y_1 + b_2 \cdot a_2$				REWRITE

INS(55)

INSERT (A IN MEMORY)

24	α	$\overline{LO} \rightarrow PK$
----	----------	--------------------------------

00	α	$QI^{start} \dots \dots \dots \rightarrow \overline{L}^{start} \rightarrow FK, \quad \overline{LO} \rightarrow PI_1$
01	α	

SEE QKM TIMING

09	α	
10	α	$\overline{LO} \rightarrow E$ $\overline{LC} \rightarrow A$ $\overline{LC} \rightarrow B$
11	α	$B \xrightarrow{I} E$
	β	$\overline{LP} \rightarrow E$

SEE QKM TIMING

13	α	$\overline{MPA} \dots \dots \dots \rightarrow E \xrightarrow{\overline{a}, P} M$
	β	$\overline{LP} \rightarrow E$
14	α	$A \xrightarrow{I} E$ $\overline{LI} \rightarrow QK$ $MPAL_{sup} + MPAL^0 \dots \dots \dots \rightarrow \overline{LI} \rightarrow MPS$
	β	$\overline{LC} \rightarrow E$
18	β	$\overline{LP} \rightarrow E$

QK

19	α	$\overline{MPA} \dots \dots \dots \rightarrow E \xrightarrow{\overline{a}, P} M$
20	α	
21	α	$\overline{LC} \rightarrow A$ $\overline{LC} \rightarrow B$ $M \xrightarrow{\overline{a}, I} E$ $\overline{QKMVFF} \dots \dots \dots \rightarrow \overline{LO} \rightarrow EB$
22	α	
23	α	$\overline{LO} \rightarrow EB$

SEE QKM TIMING

31	α	
----	----------	--

OP Class Decoder Lines Up: $PKIR^{def}$, $PKIR^{ind}$, $PKIR^{QK}$, $PKIR^{AE}$, $QKIR^B$ & $QKIR^{store}$
C.A.N 6-9-61


(PERMUTE AND) COMPLEMENT (MEMORY)


OP CODE DESCRIPTION. COM permutes the content of the selected Memory Element register and complements the active subwords. Sign extension also occurs in the active subwords. The result of the operation is placed both in E and in the selected Memory Element register. COM is an indexable and configurable instruction.

SPECIAL FEATURES. There are no transfers between M and E or E and M under permuted activity control. E is complemented under activity extension control.

DETAILS. E is cleared. The content of M, previously read out of memory, is then copied into E and a direct permutation pulse is fired off. Sign extension then occurs in the active subwords in E. The final step consists of complementing the active subwords of E.

The result now contained in E is transferred into M and written in the selected Memory Element register.



COM ILLUSTRATIVE EXAMPLE ()					
QX	STEP	MEMORY	M	E	OPERATION
			$m_4 \ m_3 \ m_2 \ m_1$	$e_4 \ e_3 \ e_2 \ e_1$	
02-11	①	y	$y_4 \ y_3 \ y_2 \ y_1$	$\downarrow \downarrow \downarrow \downarrow$	READ
100	②			0 0 0 0	CLEAR E
110	③			0 0 0 0	PERMUTATION
130	④			$y_4 \ y_3 \ y_2 \ y_1$	
130	⑤			$y_3 \ y_2 \ y_1 \ y_4$	
140	⑥			$y_3 \ y_2 \ 0 \ y_4$	SIGN EXTENSION
140	⑦			$y_3 \ y_2 \ 1 \ y_4$	
150	⑧			$y_3 \ y_2 \ 0 \ \bar{y}_4$	COMPLEMENT
160	⑨		$y_3 \ y_2 \ 0 \ \bar{y}_4$		LOAD M WITH E
210	⑩				ULTIMATE PULSE
21-31	⑪	$y_3 \ y_2 \ 0 \ \bar{y}_4$			REWRITE

* ASSUME $y_{1,9} = 1$

(PERMUTE AND) COMPLEMENT (MEMORY)

PK	24	α	$\overline{LO} \rightarrow PK$
----	----	----------	--------------------------------

00	α	$QI_{start} \dots \dots \dots \supset \overline{Lstart} \rightarrow FK, \overline{LO} \rightarrow PI,$
01	α	

SEE QKM TIMING

09		
10	α	$\overline{LO} \rightarrow E$
11	α	$\overline{L13} \rightarrow QK$
	β	$\overline{LP} \rightarrow E$
13	α	$M \xrightarrow{0,1} E$
	β	$\overline{LP} \rightarrow E$
14	α	$\overline{LO} \xrightarrow{SE} E$
	β	$\overline{LC} \xrightarrow{SE} E$
15	β	$\overline{LC} \xrightarrow{ae} E$
16	α	$\overline{MPA} \dots \dots \dots \supset E \xrightarrow{0,1} M$
17	α	$\overline{L21} \rightarrow QK$
21	α	$M \xrightarrow{0,1} E$
	α	$\overline{QKMVFF} \dots \dots \dots \supset \overline{LO} \rightarrow EB$
22	α	
23	α	$\overline{LO} \rightarrow EB$

SEE QKM TIMING

31	α	
----	----------	--

OP Class Decoder Lines Up:

PKIR^{def}
PKIR^{ind}
PKIR^{QK}
QKIR^{store}

TRANSFER DATA
(BETWEEN MEMORY AND IO BUFFER)

OP CODE DESCRIPTION. TSD transfers data between the specified IO Buffer and the selected Memory Element register. There are six different modes in which data can be transferred. TSD is an indexable and conditionally configurable instruction.

SPECIAL FEATURES. TSD has an extended PK cycle (PK^{25} through PK^{31}). The instruction is also characterized by: (1) TSD waiting state logic in $PK^{23\alpha}$ and $PK^{25\alpha}$; (2) cycle to the left and cycle to the right transfers from E to M; (3) IOCM control levels; (4) splayed data transfers; (5) no sign extension.

DETAILS. The IOCM levels ($IOCM^{OUT}$, $IOCM^{NORMAL}$, $IOCM^{LEFT}$) determine the six kinds of data transfer. $IOCM^{LEFT}$ is used only when the $IOCM^{NORMAL}$ (i.e., $IOCM^{ASSEMBLY}$) level exists and affects the data transfer between E and M. $IOCM^{LEFT}$ ($IOCM^{LEFT}$) indicates that the IO unit is running in the forward (reverse) direction. TSD data transfers are not affected when the $IOCM^{NORMAL}$ level exists. $IOCM^{OUT}$ determines whether data will be transferred from memory to the IO buffer, or vice versa.

NORMAL Data Transfer IN. The configured operand is placed in E without sign extension. The content of the IO Buffer, represented by IOBM, is then jammed into E. The IOBM levels can present either a ONE or ZERO input to a given bit of E, or neither. The content of E is then inversely configured and placed in M. The content of M is then written in memory, and copied into E.

NORMAL Data Transfer OUT. The configured operand is placed in E without sign extension and the IO Buffer is cleared. The content of that part of E which corresponds to the IO Buffer is then copied into the IO Buffer. This is done by the $\frac{DO}{KD} \rightarrow$ IOU pulse which occurs 0.8 microsecond after the E register is set up in order to allow signals on the IO Buffer to stabilize. The content of M is then written in memory, and copied into E.

ASSEMBLY Data Transfer IN (Forward/Reverse). In this case, the IO Buffer data is "assembled" rather than configured. The unconfigured 36 bit operand word is first copied into E. If a six bit IO Buffer is involved, every sixth bit in E is loaded with the content of a buffer bit. By means of six successive TSD's, 36 bits of input data (six lines) can be assembled in a single Memory Element register. During each TSD, the operand is rotated to the left one place if the IO unit is running in the forward direction ($IOCM^{LEFT}$) and to the right one place if the IO unit is running in the reverse direction ($IOCM^{LEFT}$). This rotation occurs as the word is copied from E into M. The content of M is then written into memory and copied into M.


ASSEMBLY Data Transfer OUT (Forward/Reverse). The unconfigured 36 bit operand word is copied into E, and the IO Buffer is cleared. The content of the bits of E which correspond to the IO Buffer is then transferred to the IO Buffer. The bits selected depend on the $\text{IOCM}^{\text{LEFT}}$ level and the particular IO unit selected. In the case of a six bit IO Buffer, six successive output TSD's will disassemble a 36 bit memory word, so that six successive input TSD's can reassemble it. The content of E is cycled to the left (right) as it is copied back into M if the $\text{IOCM}^{\text{LEFT}}$ ($\text{IOCM}^{\text{RIGHT}}$) level exists. The content of M is then written in memory and at the same time copied into E.

Interlocking. There are several interlocking features that are peculiar to TSD. In addition to the ordinary wait conditions examined in $\text{PK}^{22\alpha}$, certain TSD wait conditions are examined. These wait conditions depend on whether the selected IO Buffer is busy or the QK cycle of a previous TSD is going on. If either of these conditions exist, the flag of the current sequence is lowered at PK^{22} . A change of sequence can then occur, or PK can wait in the $\text{PK}^{23\alpha}$ waiting state until the flag of the current sequence goes back up again or a change of sequence occurs.


PK also waits in $\text{PK}^{25\alpha}$ for the QK cycle of the TSD to proceed past a certain state. The specific state depends on the hold bit of the TSD instruction. The hold bit is represented by the content of PI_4^1 . If PI_4^1 , then PK waits until $\text{QK}^{01\alpha}$, before jumping from $\text{PK}^{25\alpha}$ to $\text{PK}^{31\alpha}$. In this case the TSD will be followed by another instruction, i.e., the current PK cycle will be followed by another PK cycle.

If PI_4^0 , then PK waits until $\text{QK}^{20\alpha}$ before jumping from $\text{PK}^{25\alpha}$ to $\text{PK}^{31\alpha}$. In this case the current sequence is dismissed ($\text{PKIR}_h^0 \cdot \text{PKIR}^{\text{DIS REQ}}$) and therefore the current PK cycle will be followed by a DSK or CSK cycle. Since either of these cycles would deselect the IO Buffer used by the TSD (by changing KD), PK is forced to wait in $\text{PK}^{25\alpha}$ (thus preventing the DSK or CSK cycle from occurring) until the QK cycle of the current TSD is essentially complete, i.e., until $\text{QK}^{20\alpha}$.


During the QK cycle of a TSD, no IOI clock pulses are allowed to be generated by an overlapping PK or DSK cycle, since these pulses can disturb the selected IO unit during the TSD.




TSD IN-NORMAL					
QK	STEP	MEM	M	E	IOB
02-11	①	y	m	e	b
10d	②		y	e	
11β	③			o _F	
13d	④			y _p	
13β	⑤			y _{cf}	
18d	⑥			y _{clb}	
18β	⑦			y _p lb _F	
19d	⑧		y _{lb_F}	y _p lb _F	
21d	⑨			y _{lb_F}	
21-31	⑩	y _{lb_F}			



TSD OUT-NORMAL					
QK	STEP	MEM	M	E	IOB
02-11	①	y	m	e	b
10d	②		y	e	
11β	③			o _F	
13d	④			y _p	
13β	⑤			y _{cf}	
18d	⑥				o
20d	⑦				y _{cf}
21d	⑧			y	
21-31	⑨	y			



TSD IN-ASSY-RIGHT					
QK	STEP	MEM	M	E	IOB
02-11	①	y	m	e	b
10d	②		y	e	
11β	③			o _F	
13d	④			y	
18d	⑤		o	y _{lb_F}	
19d	⑥		(y _{lb_F}) _R	y _{lb_F}	
21d	⑦		(y _{lb_F}) _R	y _{lb_F}	
21-31	⑧	(y _{lb_F}) _R			



TSD OUT-ASSY-RIGHT					
QK	STEP	MEM	M	E	IOB
02-11	①	y	m	e	b
10d	②		y	e	
11β	③			o _F	
13d	④			y	
18d	⑤		o		o
19d	⑥		y _R		o
20d	⑦				y _{sp}
21d	⑧			y _R	
21-31	⑨	y _R			

OP Class Decoder Lines Up:

$$IOB \xrightarrow{KD} E = QKIR^{tsd} \cdot EB'$$

16-6.1 INTRODUCTION

These instructions perform operations on data in the Arithmetic Element. They are characterized by the fact that the AK counter controls the pulses which occur in the Arithmetic Element.



In all but one of these instructions an operand is first loaded into D. (In TLY, the operand is loaded into A.) Except for the pulse which transfers the contents of QKIR into AKIR in $QK^{13\alpha}$, and the pulses in $QK^{14\alpha}$ which start the AK counter and sets the "AE predict" (AEP) interlock, the PK-QK execution logic is identical to the LDD (LDA in the case of TLY) PK-QK execution logic. For this reason the timing charts in this section emphasize the events initiated by the AK counter.

Generally the illustrations accompanying the timing charts in this section give specific numerical examples. The state of each register involved in the execution of the instruction is given at each AK time state.

The figure on the next page tabulates the principal logic elements in the Arithmetic Element.

AE CONTROL LEVELS

AKIR OP & CLASS INSTRUCTION TABLE														QKIR OP & CLASS INSTRUCTION TABLE					
AKIR _{OP}														QKIR _{OP}					
OP CODE	INSTR. ACTION	☒	OCSAL	AOP	SH	SHA	SHB	CY	CY-AB	AB	CY-AB-B	ZN	NOR	ADD	14-1000	A	D	AK	AESK
60	CYA				•	•		•	•		•				•		•	•	•
61	CYB				•		•	•	•		•				•		•	•	•
62	CAB				•	•	•	•		•	•	•			•		•	•	•
63	udf		•	•															
64	NOA										•		•		•		•	•	•
65	DSA										•		•		•		•	•	•
66	NAB								•	•			•	•	•		•	•	•
67	ADD										•			•			•	•	
70	SCA				•	•					•						•	•	•
71	SCB				•		•				•				•		•	•	•
72	SAB				•	•	•		•	•			•		•		•	•	•
73	udf		•	•															
74	TLV							•	•						•	•		•	•
75	DIV							•		•	•				•		•	•	•
76	MUL								•	•	•				•		•	•	•
77	SUB								•					•	•		•	•	
00-57			•	•															
AK ₁			•	•															



PKIR ^{opr} AE	QKIR _{OP} (60-77)	
(N _{2,6} + QKIR _{OP6})	=	AKIR _{OP6}
(N _{2,5} + QKIR _{OP5})	=	AKIR _{OP5}
(N _{2,4} + QKIR _{OP4})	=	AKIR _{OP4}
(N _{2,3} + QKIR _{OP3})	=	AKIR _{OP3}
(N _{2,2} + QKIR _{OP2})	=	AKIR _{OP2}
(N _{2,1} + QKIR _{OP1})	=	AKIR _{OP1}
(N _{1,9} + QKIR _{cf9})	=	AKIR _{cf9}
(N _{1,8} + QKIR _{cf8})	=	AKIR _{cf8}
(N _{1,7} + QKIR _{extact4})	=	AKIR _{cf7} = a ₄
(N _{1,6} + QKIR _{extact3})	=	AKIR _{cf6} = a ₃
(N _{1,5} + QKIR _{extact2})	=	AKIR _{cf5} = a ₂
(N _{1,4} + QKIR _{extact1})	=	AKIR _{cf4} = a ₁

$$\begin{aligned}
 \text{AEB} &= \text{AK}_{2,6}^0 \\
 \text{AEI} &= \text{AEP}^1 + (\text{QKIR}^{\text{AESK}} \cdot \overline{\text{QK}}^{\text{000}} \cdot \text{QK}_{2,5}^0) \\
 \text{A}_{1,9}^0 &= \text{A}_{1,9} \text{ to } \text{A}_{1,1} \text{ CONTAINS ALL ZEROES} \\
 \text{A}_{1,1}^0 &= \text{A}_{1,9} \text{ to } \text{A}_{1,1} \text{ CONTAINS ALL ONES} \\
 \text{FD}_{1,8} &= \text{D}_{1,8} \text{ to } \text{D}_{1,1} \text{ CONTAINS ALL ONES} \\
 \text{LAD}_{1,8} &= \text{D}_{1,8} \text{ to } \text{D}_{1,4} \text{ CONTAINS ALL ONES} \\
 \text{N} \rightarrow \text{AKIR} &= \text{PKIR}^{\text{oprAE}} \cdot \text{PK}^{\text{25d}} \\
 \text{N2Zi} &= \text{AKIR}^{\text{NOR}} \cdot \text{Z}_{1,1}^0 \cdot \text{AK}_{1,2}^0 \\
 \text{Pad } \phi_i &= \text{AKIR}^{\text{div}} \cdot \text{AK}_{1,9}^0 + (\text{A}_{1,9}^0 + \text{ASK}_1^0 + \text{ASK}_2^0) \\
 \text{Pad } f_i &= \text{AKIR}^{\text{mul}} \cdot (\text{AK}_{1,2}^0 + \text{AK}_{1,3}^0) \\
 \text{Pad } f_2 &= [(\text{AKIR}^{\text{dsa}} + \text{AKIR}^{\text{ADD}}) \cdot \text{AK}_{1,2}^0] + (\text{AKIR}^{\text{div}} \cdot \text{AK}_{1,3}^0) \\
 \text{QKIR} \rightarrow \text{AKIR} &= \text{QKIR}^{\text{AK}} \cdot \text{QK}^{\text{13d}} \\
 \text{SAD}_{1,8} &= \text{D}_{1,7} \text{ to } \text{D}_{1,1} \text{ CONTAINS ALL ONES (NOT USED)} \\
 \sigma_{1,8}^0 &= (\text{A}_{1,9}^0 \cdot \text{A}_{1,8}^0) + (\text{A}_{1,9}^0 \cdot \text{A}_{1,8}^0) \\
 \text{start}_{\text{AK}} &= (\text{PKIR}^{\text{oprAE}} \cdot \text{PK}^{\text{25d}}) + (\text{QKIR}^{\text{AK}} \cdot \text{QK}^{\text{13d}})
 \end{aligned}$$

ASK PRESET TABLE					
CLASS LEVEL	f ₁	f ₂	f ₃ · (a ₁ ⁰ + a ₂ ⁰ + a ₃ ⁰)	f ₃ · (a ₂ ⁰ · a ₃ ⁰ · a ₄ ⁰)	f ₁
AKIR ^N	135	157	146	170	170
AKIR ^{ZN}	161	135	113	157	170

AE FRACTURE DECODING		
AKIR _{cf9}	AKIR _{cf8}	FRACTURE
0	0	f ₁
0	1	f ₂
1	0	f ₃
1	1	f ₄

$$\begin{aligned}
 \text{AEJ} &= \{ \text{PKIR}^{\text{opr}} \cdot [(\text{Z}_{1,1}^0 \cdot \text{QKIR}^{\text{extact4}}) + (\text{Z}_{1,2}^0 \cdot \text{QKIR}^{\text{extact3}} \cdot f_4) + (\text{Z}_{1,3}^0 \cdot \text{QKIR}^{\text{extact2}} \cdot (f_1 + f_2)) + (\text{Z}_{1,4}^0 \cdot \text{QKIR}^{\text{extact1}} \cdot (f_3 + f_4))] \} \\
 &+ \{ [(\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,9}^0) + (\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,8}^0)] \cdot \{ [\text{A}_{1,1}^0 + (\text{A}_{1,2}^0 \cdot f_4)] + [\text{A}_{1,2}^0 \cdot (f_1 + f_2)] + [\text{A}_{1,3}^0 \cdot f_3] \} \cdot \{ \text{A}_{1,4}^0 + [\text{A}_{1,5}^0 \cdot f_4] + [\text{A}_{1,6}^0 \cdot (f_1 + f_2)] + [\text{A}_{1,7}^0 \cdot f_3] \} \cdot [\text{QKIR}^{\text{extact4}}] \} \\
 &+ \{ [(\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,9}^0) + (\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,8}^0)] \cdot \{ [\text{A}_{1,1}^0 \cdot \text{A}_{1,2}^0 \cdot f_4 \cdot \text{QKIR}^{\text{extact3}}] \} \\
 &+ \{ [(\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,9}^0) + (\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,8}^0)] \cdot \{ [\text{A}_{1,1}^0 \cdot \text{A}_{1,2}^0 \cdot (f_2 + f_4)] + [\text{A}_{1,3}^0 \cdot \text{A}_{1,4}^0 \cdot f_2] \} \cdot [\text{QKIR}^{\text{extact2}}] \} \\
 &+ \{ [(\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,9}^0) + (\text{PKIR}^{\text{opr}} \cdot \text{A}_{1,8}^0)] \cdot \{ [\text{A}_{1,1}^0 \cdot \text{A}_{1,2}^0 \cdot (f_3 + f_4)] \cdot \text{QKIR}^{\text{extact1}} \}
 \end{aligned}$$

CYCLE A, B OR AB

SCALE A, B OR AB

OP CODE DESCRIPTION. In the CYcle OP codes the subwords in the A (B or AB) register are shifted bitwise to the left or right a number of places determined by the operand. The CYcle OP codes ignore the state of the overflow flip-flops and rotate the entire subwords.

The execution logic for the SCAle OP codes is generally similar to that for the CYcle OP codes, except that the shifting is open ended and involves the overflow and sign bits.

SPECIAL FEATURES. The FD level indicates when the required shifting is completed, i.e., when the "count in D is finished". The Z flip-flops are not cleared in CYcle instructions, but are cleared in SCAle instructions. These instructions use the Shift Coupling Units.

DETAILS. The clearing and presetting of ASK is an unnecessary operation since ASK levels are not used in the execution logic of either the CYcle or SCAle OP codes. However, the ASK count pulses occur each time the subwords are shifted.

CYcle. D is loaded with the operand and the positive operand subwords complemented. The original sign of the subwords is remembered in the Y flip-flops. A shift left occurs if the sign is positive, and a shift right if negative.

The first pulse shifting the content of A and counting in D occurs at $AK^{03\alpha}$. The succeeding shift and count pulses occur in $AK^{04\alpha}$. The shift and count pulses continue until FD indicates that all the subwords are completely shifted.

Note that during these instructions the A and B coupling units connect the left end of the subwords to the right end of the same subwords so that the subwords are simply rotated, left or right, the specified number of places.

SCAle. D is loaded with the operand and the positive operand subwords complemented. The logic for these instructions is identical to the logic for the CYcle instructions, with the following exceptions and additions:

The content of the sign digit in each subword is not altered, i.e., information can be shifted out of, but not into the sign digit position. If the shift is to the left, then the digit to the right of the sign digit is not shifted into the sign digit. Similarly, if the shift is to the right, then the right-most digit of the subword is not shifted into the sign digit position.

CYA
60

CYB
61

CAB
62

SCA
70

SCB
71

SAB
72

If there is an overflow left from a previous instruction, it is shifted into the subwords during SCA and SAB instructions and the overflow flip-flops in the sign digit position are cleared. If the shift is to the left (Y_1^0), then the sign digit is complemented before the shifting begins ($AK^{02\alpha}$). If the shift is to the right (Y_1^1), then the sign digit is complemented at the same time as the first shift and count pulses; this shifts a ONE (a ZERO in negative numbers) into the bit position to the right of the sign bit on the first shift.

CYA									
QK		AK	Y _i	D _i	Z _i	A _i	OPERATION		
14d	1 START	00d	X	X X X X X X X X X	1	0 0 0 1 0 1 0 1 0			
21d	F → D	01d	0	0 0 0 0 0 0 0 0 0	1	0 0 0 1 0 1 0 1 0	LOAD D		
		02d	0	0 0 0 0 0 0 0 1 1	1	0 0 0 1 0 1 0 1 0	COMPLEMENT D		
		03d	0	1 1 1 1 1 1 1 0 0	1	0 0 0 1 0 1 0 1 0	SHIFT A F COUNT IN D		
		04d	0	1 1 1 1 1 1 1 0 1	1	0 0 1 0 1 0 1 0 0	FD, SHIFT A F		
		04d	0	1 1 1 1 1 1 1 1 0	1	0 1 0 1 0 1 0 0 0	FD, COUNT IN D		
		04d	0	1 1 1 1 1 1 1 1 1	1	1 0 1 0 1 0 0 0 0	FD,		
		00d	0	1 1 1 1 1 1 1 1 1	1	1 0 1 0 1 0 0 0 0			


CYA ILLUSTRATIVE EXAMPLE

OPERAND (LOADED IN D FROM MEMORY) 000000011

DATA (LEFT IN A FROM PREVIOUS INSTRUCTION) 000101010

OVERFLOW STATE (LEFT IN Z FROM PREVIOUS INST.) 1

CONFIGURATION



DERIVATIVE INFORMATION FOR THE CITED EXAMPLE

ROMAN NUMERAL (SIGN QUARTER) I

SUBSCRIPTED ROMAN NUMERALS I₁ (= I)

(ACTIVE QUARTERS WHICH HAVE
RN FOR SIGN QUARTER)

CYA (60)

SCA									
QK		AK	Y _i	D _i	Z _i	A _i	OPERATION		
14d	1 START	00d	X	X X X X X X X X X	1	0 0 0 1 0 1 0 1 0			
21d	F → D	01d	0	0 0 0 0 0 0 0 0 0	1	0 0 0 1 0 1 0 1 0	LOAD D		
		02d	0	0 0 0 0 0 0 0 1 1	1	0 0 0 1 0 1 0 1 0	COMPLEMENT D; COMPLEMENT A		
		03d	0	1 1 1 1 1 1 1 0 0	1	1 0 0 1 0 1 0 1 0	CLEAR Z; SHIFT A F COUNT IN D		
		04d	0	1 1 1 1 1 1 1 0 1	0	1 1 0 1 0 1 0 1 0	FD, SHIFT A F		
		04d	0	1 1 1 1 1 1 1 1 0	0	1 1 0 1 0 1 0 1 0	FD, COUNT IN D		
		04d	0	1 1 1 1 1 1 1 1 1	0	1 1 0 1 0 1 0 1 1	FD,		
		00d	0	1 1 1 1 1 1 1 1 1	0	1 1 0 1 0 1 0 1 1			

SCA ILLUSTRATIVE EXAMPLE

(SAME DATA AND INSTRUCTION SPECIFICATION
AS CYA EXAMPLE ABOVE)

SCA (70)

CYA (60), CYB (61), CAB (62), SCA (70), SCB (71), SAB (72)
 PK 24 α $\xrightarrow{100}$ PK

CYCLE A . . . CYA 60
 CYCLE B . . . CYB 61
 CYCLE AB . . . CAB 62

SCALE A . . . SCA 70
 SCALE B . . . SCB 71
 SCALE AB . . . SAB 72

00	α	QI start $\rightarrow$ I start $\rightarrow$ FK, $\xrightarrow{10}$ PI,
01	α	
SEE QKM TIMING		
09	α	
10	α	$\xrightarrow{10}$ E
		$\xrightarrow{13}$ QK
		$\xrightarrow{D}$ E
11	B	$\xrightarrow{13}$ E
13	α	$M \xrightarrow{0.1} E$, $\xrightarrow{10} AK_{(11-1)}$, $\xrightarrow{11} AK_0$ $QKIR_{Ref_{2-8}} \xrightarrow{1} AKIR_{cf_{2-8}}$ $QKIR_{ext_{act_{2-1}}} \xrightarrow{1} AKIR_{cf_{2-4}}$ $QKIR_{op_{2-1}} \xrightarrow{1} AKIR_{op_{2-1}}$
	β	$\xrightarrow{13}$ E
14	α	$\xrightarrow{12}$ QK $\xrightarrow{11}$ AEP $\xrightarrow{10}$ E $\xrightarrow{10}$ D $\xrightarrow{10}$ AK
	β	$\xrightarrow{10}$ E
21	α	$E \xrightarrow{1} D$
22	α	
23	α	$M \xrightarrow{0.1} E$ $\xrightarrow{10}$ EB $\xrightarrow{13}$ QK
31	α	

OP Class Decoder Lines Up: QKIR^{AK}, QKIR^{AKSK}, QKIR^{load}, QKIR^{ld}
 QKIR^D

OPERATE (ARITHMETIC ELEMENT: $N_{28}^0 \cdot N_{27}^1$) OPR^{AE} 04

24	α	$QB' + AEB \xrightarrow{1} PK$ $AK_0' \xrightarrow{1} AK_0$ $\xrightarrow{10} AK_{(11-1)}$, $\xrightarrow{11} AK_0$ $\xrightarrow{10} N_{24-2-1} \xrightarrow{1} AKIR_{op_{2-1}}$ $\xrightarrow{10} N_{13-1-4} \xrightarrow{1} AKIR_{cf_{2-4}}$ (NOTE: $AEB = AK_0'$)
25	α	
26	α	$\xrightarrow{13}$ PK $\xrightarrow{11}$ AEP $\xrightarrow{10}$ AK
31	α	$PI_{ch} \text{ seq} \xrightarrow{1} PI_3$

OP Class Decoder Lines Up: PKIR^{def}, PKIR^{dis}, PKIR^{AE}

00	α	$\xrightarrow{10}$ AK $\rightarrow$ $AK' + 1 \rightarrow AK$ $\xrightarrow{10}$ AK $\rightarrow$ $\xrightarrow{10}$ ASK			
01	α	$\xrightarrow{10}$ ASK			
		4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST QUARTER
02	α	$AKIR^{SH} \cdot Y_4^0 \cdot IV \xrightarrow{1} D_4$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_4^1 \cdot Y_4^0 \cdot IV \xrightarrow{1} D_4$	$AKIR^{SH} \cdot Y_3^0 \cdot III \xrightarrow{1} D_3$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_3^1 \cdot Y_3^0 \cdot III \xrightarrow{1} D_3$	$AKIR^{SH} \cdot Y_2^0 \cdot II \xrightarrow{1} D_2$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_2^1 \cdot Y_2^0 \cdot II \xrightarrow{1} D_2$	$AKIR^{SH} \cdot Y_1^0 \cdot I \xrightarrow{1} D_1$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_1^1 \cdot Y_1^0 \cdot I \xrightarrow{1} D_1$
03	α	$AKIR^{SH} \cdot FD_4 \cdot IV \xrightarrow{1} D_4$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot IV \xrightarrow{1} D_4$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_4^1 \cdot Y_4^0 \cdot IV \xrightarrow{1} D_4$ $AKIR^{SHA} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$ $AKIR^{SHB} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$ $AKIR^{SHC} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$ $AKIR^{SHD} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$	$AKIR^{SH} \cdot FD_3 \cdot III \xrightarrow{1} D_3$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot III \xrightarrow{1} D_3$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_3^1 \cdot Y_3^0 \cdot III \xrightarrow{1} D_3$ $AKIR^{SHA} \cdot [(FD_3 \cdot Y_3^0 \cdot III) + (FD_4 \cdot Y_4^0 \cdot IV)] \xrightarrow{1} D_3$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_3$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_3$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_3$	$AKIR^{SH} \cdot FD_2 \cdot II \xrightarrow{1} D_2$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot II \xrightarrow{1} D_2$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_2^1 \cdot Y_2^0 \cdot II \xrightarrow{1} D_2$ $AKIR^{SHA} \cdot [(FD_2 \cdot Y_2^0 \cdot II) + (FD_4 \cdot Y_4^0 \cdot IV)] \xrightarrow{1} D_2$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_2$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_2$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_2$	$AKIR^{SH} \cdot FD_1 \cdot I \xrightarrow{1} D_1$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot I \xrightarrow{1} D_1$ $(AKIR^{SCA} + AKIR^{SAB}) \cdot Z_1^1 \cdot Y_1^0 \cdot I \xrightarrow{1} D_1$ $AKIR^{SHA} \cdot [(FD_1 \cdot Y_1^0 \cdot I) + (FD_4 \cdot Y_4^0 \cdot IV)] \xrightarrow{1} D_1$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_1$
04	α	$AKIR^{SH} \cdot FD_4 \cdot IV \xrightarrow{1} D_4$ $AKIR^{SHA} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$ $AKIR^{SHB} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$ $AKIR^{SHC} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$ $AKIR^{SHD} \cdot FD_4 \cdot Y_4^0 \cdot a_4^1 \xrightarrow{1} D_4$	$AKIR^{SH} \cdot FD_3 \cdot III \xrightarrow{1} D_3$ $AKIR^{SHA} \cdot [(FD_3 \cdot Y_3^0 \cdot III) + (FD_4 \cdot Y_4^0 \cdot IV)] \xrightarrow{1} D_3$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_3$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_3$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_3$	$AKIR^{SH} \cdot FD_2 \cdot II \xrightarrow{1} D_2$ $AKIR^{SHA} \cdot [(FD_2 \cdot Y_2^0 \cdot II) + (FD_4 \cdot Y_4^0 \cdot IV)] \xrightarrow{1} D_2$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_2$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_2$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_2$	$AKIR^{SH} \cdot FD_1 \cdot I \xrightarrow{1} D_1$ $AKIR^{SHA} \cdot [(FD_1 \cdot Y_1^0 \cdot I) + (FD_4 \cdot Y_4^0 \cdot IV)] \xrightarrow{1} D_1$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_1$
		$(FD_4 + IV)$ $(LAD_4 + IV)$	$(FD_3 + III)$ $(LAD_3 + III)$	$(FD_2 + II)$ $(LAD_2 + II)$	$(FD_1 + I) \xrightarrow{1} D_1$ $(LAD_1 + I) \xrightarrow{1} D_1$ $AKIR^{SH} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_1$
00	α	$AKIR^{SH} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHB} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHC} \cdot ["] \xrightarrow{1} D_1$ $AKIR^{SHD} \cdot ["] \xrightarrow{1} D_1$			

LAD_i = D_{i-8-4}
 FD_i = D_{i-8-1}

AKIR^{SH} = CYA (60) + CYB (61) + CAB (62) + SCA (70) + SCB (71) + SAB (72)
 AKIR^{SHA} = CYA (60) + CYB (61) + SCA (62) + SAB (72)
 AKIR^{SHB} = CYB (61) + CAB (62) + SCB (71) + SAB (72)

AKIR OP CLASS LEVELS UP: AKIR^{SHA}, AKIR^{SHB}, AKIR^{SHC}, AKIR^{SHD},
 AKIR^{SHAB}, AKIR^{SHB}, AKIR^{SHC}, AKIR^{SHD}

ASK PRESET TABLE

CLASS LEVEL	f ₁	f ₂	f ₃ · (a ₁ ² + a ₂ ² + a ₃ ²)	f ₄ · (a ₁ ² · a ₂ ² · a ₃ ²)	f ₄
AKIR ^N	135	157	146	170	170
AKIR ^{2N}	161	135	113	157	170

NORMALIZE A, AB

OP CODE DESCRIPTION. The active subwords in A (AB) are shifted to the left until $A_{1.9} \neq A_{1.8}$. The number of shifts required to accomplish this is subtracted from the content of the sign quarters of the operand subwords in D. If an overflow exists in an active subword, the subword is shifted one place to the right, the overflow is shifted into the sign bit, and the sign quarter of the operand subword in D is indexed.

SPECIAL FEATURES. A σ (sigma) level is used to indicate when $A_{1.9} = A_{1.8}$ in the sign quarter. If the data contains all ZEROS or all ONES, ASK prevents the number of shifts from exceeding the register length. These instructions use the Shift Coupling Units.

DETAILS. The case where an overflow has occurred in a previous instruction is shown in one of the accompanying examples. ASK is cleared and preset and D is loaded with the operand.

Since an overflow condition is indicated, the sign bit is complemented and at the same time the content of the data register is shifted to the right. Since a shift to the right occurs, ONE is added to the uncomplemented operand in D. The pulses doing all this are fired off in $AK^{02\alpha}$.

Pulses that complement D and clear the overflow flip-flops occur at $AK^{03\alpha}$.

The $\overline{\sigma}$ (sigma) level seen at $AK^{04\alpha}$ prevents further shifting from occurring. D is complemented again and AK reset to $AK^{00\alpha}$ by this logic.

The other example shows the "no overflow" case. In this case the shifting is to the left and all the shifting and counting pulses occur in $AK^{04\alpha}$, after D has been complemented at $AK^{03\alpha}$. When a $\overline{\sigma}$ level occurs, the counting is inhibited, D is again complemented and AK is reset to $AK^{00\alpha}$.

If no $\overline{\sigma}$ level occurs, i.e., if the number being normalized is positive or negative zero, then ASK will eventually become positive and stop the shifting process.

NOA
64

NAB
66

NOA - ASSUMING <u>OVERFLOW</u> OCCURRED IN PREVIOUS INSTRUCTION									
QK		AK	ASK	Y_1	D_1	Z_1	A_1	OPERATION	
14d	START	00d	X X X X X X X	X	X X X X X X X X X	1	0 0 0 1 0 1 0 1 0	CLEAR ASK	
21d	F → D	01d	0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0 0	1	0 0 0 1 0 1 0 1 0	PRESET ASK, LOAD D	
		02d	1 1 1 1 0 0 0	0	0 0 0 0 0 0 0 1 1	1	0 0 0 1 0 1 0 1 0	SHIFT RIGHT & COUNT IN D	
		03d	1 1 1 1 0 0 0	0	0 0 0 0 0 0 0 1 0 0	1	1 1 0 0 0 1 0 1 0	COMPL D, CLEAR Z	
		04d	1 1 1 1 0 0 0	0	1 1 1 1 1 1 0 1 1 0	1	0 0 1 0 1 0 1 0	5 DIV + D; 16, D	
		00d	1 1 1 1 0 0 1	0	0 0 0 0 0 0 0 1 0 0	0	1 1 0 0 1 0 1 0 1		

NOA WHEN Z_1 ILLUSTRATIVE EXAMPLE

OPERAND (LOADED IN D FROM MEMORY) 000000011

DATA (LEFT IN A FROM PREVIOUS INSTRUCTION) . 000101010

OVERFLOW STATE (LEFT IN Z FROM PREVIOUS INSTRUCTION) . 1

CONFIGURATION



DERIVATIVE INFORMATION FOR THE CITED EXAMPLE

ROMAN NUMERAL (SIGN QUARTER) I

SUBSCRIPTED ROMAN NUMERALS I, (=I)
(ACTIVE QUARTERS WHICH HAVE RN FOR SIGN QUARTER)

ASK PRESET 170

NOA - ASSUMING <u>NO</u> OVERFLOW OCCURRED IN PREVIOUS INSTRUCTION									
QK		AK	ASK	Y_1	D	Z_1	A_1	OPERATION	
14d	START	00d	X X X X X X X	X	X X X X X X X X X	0	0 0 0 1 0 1 0 1 0	CLEAR ASK	
21d	F → D	01d	0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0 0	0	0 0 0 1 0 1 0 1 0	PRESET ASK, LOAD D	
		02d	1 1 1 1 0 0 0	0	0 0 0 0 0 0 0 1 1	0	0 0 0 1 0 1 0 1 0		
		03d	1 1 1 1 0 0 0	0	0 0 0 0 0 0 0 1 1	0	0 0 0 1 0 1 0 1 0	COMPLEMENT D	
		04d	1 1 1 1 0 0 0	0	1 1 1 1 1 1 1 0 0	0	0 0 0 1 0 1 0 1 0	6, "NORMALIZE"	
		04d	1 1 1 1 0 0 1	0	1 1 1 1 1 1 1 0 1	0	0 0 1 0 1 0 1 0 0	6, SHIFT LEFT IN A	
		04d	1 1 1 1 0 1 0	0	1 1 1 1 1 1 1 1 0	0	0 1 1 0 1 0 1 0 0	6, COUNT IN IN D	
		00d	1 1 1 1 0 1 1	0	0 0 0 0 0 0 0 0 1	0	0 1 1 0 1 0 1 0 0		

NOA WHEN $Z_1 = 0$ ILLUSTRATIVE EXAMPLE

(SAME DATA AND INSTRUCTION SPECIFICATION

AS ABOVE, EXCEPT $Z_1 = 0$)

NOA (64)

OPERATE (ARITHMETIC ELEMENT: $N_{2,8}^0 \cdot N_{2,7}'$)

[illegible][illegible]

DISTINGUISH A (FROM MEMORY)

OP CODE DESCRIPTION. DSA "partially-adds" the content of the selected Memory Element register to the content of the A register. The partial sum is left in A and the carries are left in C. Logically the OP code is defined as

$$DSA = \begin{cases} A \oplus Y_{CF} \longrightarrow A \\ C + A \cdot Y_{CF} \longrightarrow C \end{cases}$$

SPECIAL FEATURES. Partial addition is performed by a "pad" pulse. No coupling units are used.

DETAILS. The clearing and presetting of ASK are unnecessary operations, since ASK levels are not used in the instruction. Note that C is not cleared before the partial addition is performed. This results in the "carries" accumulating in C. Thus, in the example the partial sum of $A_{1.2}$ and $D_{1.2}$ produces a carry, but $C_{1.2}$ already contains a ONE, therefore $C_{1.2}$ is not affected. On the other hand, the partial addition of $A_{1.6}$ and $D_{1.6}$ produces a carry which appears in $C_{1.6}$. ($C_{1.6}$ was previously ZERO.)

DSA
65

Note that this instruction is simply an abbreviated ADD instruction.

See also ADD (67) and SUB (77) discussion.

DSA																										
PC		AK	D ₁						C ₁						A ₁						OPERATION					
4N	START	000	X	X	X	X	X	X	X	0	1	0	0	0	0	0	1	0	0	0	0	1	0	1	0	
10	E → D	010	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	LOAD D
		020	0	0	0	1	0	0	0	1	1	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0
03	α	0	0	0	0	1	0	0	0	1	1	0	1	0	0	0	0	1	0	0	0	0	1	0	0	PARTIAL ADDITION
	β	0	0	0	1	0	0	0	1	1	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0	
		000	0	0	0	1	0	0	0	1	1	0	1	0	1	0	0	0	0	1	0	0	1	0	0	

DSA ILLUSTRATIVE EXAMPLE

OPERAND (LOADED IN D FROM MEMORY) 0 0 0 1 0 0 0 1 1

DATA (LEFT IN A FROM PREVIOUS INST.) 0 0 0 1 0 1 0 1 0
 (" " C " " " ") 0 1 0 0 0 0 0 1 0

CONFIGURATION



DSA (65)

DISTINGUISH A (FROM MEMORY)

PK 24 α $\text{LO} \rightarrow \text{PK}$

00	α	$QI \text{ start} \rightarrow \text{start} \rightarrow \text{FK}, \text{LO} \rightarrow \text{PI}_1$
01	α	
SEE QKM TIMING		
09	α	
10	α	$\text{LO} \rightarrow \text{E}$
11	α	$\text{I13} \rightarrow \text{QK}$ $\text{D} \rightarrow \text{E}$
	β	$\text{I1} \rightarrow \text{E}$
13	α	$M \xrightarrow{\text{OI}} \text{E}$ $\text{LO} \rightarrow \text{AK}_{11-1}, \text{LI} \rightarrow \text{AK}_0$ $\text{QKIR}_{cf,8} \rightarrow \text{AKIR}_{cf,8}$ $\text{QKIR}_{est,4,1} \rightarrow \text{AKIR}_{cf,4}$ $\text{QKIR}_{op,1} \rightarrow \text{AKIR}_{op,1}$
	β	$\text{I1} \rightarrow \text{E}$
14	α	$\text{I21} \rightarrow \text{QK}$ $\text{LO} \rightarrow \text{E}$ $\text{LI} \rightarrow \text{AEP}$ $\text{LO} \rightarrow \text{D}$ $\text{Istart} \rightarrow \text{AK}$
	β	$\text{I1} \rightarrow \text{E}$
21	α	$\text{E} \rightarrow \text{D}$
22	α	
23	α	$M \xrightarrow{\text{OI}} \text{E}$ $\text{LO} \rightarrow \text{EB}$ $\text{I21} \rightarrow \text{QB}$
	β	
31	α	

OP Class Decoder Lines Up: QKIR^{AK} , $\text{QKIR}^{\text{AESK}}$, $\text{QKIR}^{\text{load}}$, QKIR^{id} & QKIR^{D} OPERATE (ARITHMETIC ELEMENT: $N_{2,8}^0 \cdot N_{2,7}^1$) OPR^{AE} 04

24	α	
25	α	$\text{QB}^1 + \text{AEB} \rightarrow \text{PK}^1 + 1 \rightarrow \text{PK}$ $\text{AK}_0^1 \rightarrow \text{LO} \rightarrow \text{AK}_{11-1}, \text{LI} \rightarrow \text{AK}_0$ " $\rightarrow N_{2,6-2,1} \rightarrow \text{AKIR}_{op,1}$ " $\rightarrow N_{1,9-1,4} \rightarrow \text{AKIR}_{cf,4}$ (Note: $\text{AEB} = \text{AK}_0^0$)
	β	
26	α	$\text{I31} \rightarrow \text{QK}$ $\text{LI} \rightarrow \text{AEP}$ $\text{Istart} \rightarrow \text{AK}$
	β	
31	α	$\text{PIch seq} \rightarrow \text{LI} \rightarrow \text{PI}_3$

OP Class Decoder Lines Up: PKIR^{def} , PKIR^{dis} , PKIR^{AE}

AK	00	α	$\text{Istart} \rightarrow \text{AK} \cdot \cdot \cdot \cdot \supset \quad \overline{\text{AK}}' + 1 \rightarrow \text{AK}$ $\text{Istart} \rightarrow \text{AK} \cdot \cdot \cdot \cdot \supset \quad \text{LO} \rightarrow \text{ASK}$					
	01	α	$\text{Ipreset} \rightarrow \text{ASK}$ $\text{LO} \rightarrow \text{AEP}$					
	02	α						
		α	$\text{LO} \rightarrow \text{AK}_{11-1} ; \text{LI} \rightarrow \text{AK}_0$ $\text{AK}' + 1 \rightarrow \text{AK}$					
	03							
	4TH QUARTER		3RD QUARTER		2ND QUARTER		1ST QUARTER	
	β	$a_4^1 \cdot \cdot \cdot \cdot \supset \quad \text{load} \rightarrow A_4, C_4$	$a_3^1 \cdot \cdot \cdot \cdot \supset \quad \text{load} \rightarrow A_3, C_3$	$a_2^1 \cdot \cdot \cdot \cdot \supset \quad \text{load} \rightarrow A_2, C_2$	$a_1^1 \cdot \cdot \cdot \cdot \supset \quad \text{load} \rightarrow A_1, C_1$			

ADD (MEMORY TO A)
SUBTRACT (MEMORY FROM A)

OP CODE DESCRIPTION. The content of the selected Memory Element register is ADDED (SUBtracted) from the content of the A register. If an overflow occurs, it is indicated by the Z overflow flip-flops in the sign quarters of A.

SPECIAL FEATURES. Overflow logic is used in controlling the state of the Z flip-flop in the sign quarter(s). The addition (subtraction) is performed by "partial addition" and "carry" logic. These instructions use Carry Coupling Units.

DETAILS. The clearing and presetting of the ASK counter is an unnecessary operation, since ASK levels are not used in the instruction.

The active subwords of C are cleared preliminary to the partial addition operation. (This pulse does not occur during a DSA.)

If a subtraction is involved the active subwords of D are complemented. This is the only pulse where an explicit distinction is made between the ADDition and SUBtraction logic.

The content of A and D are partially added in $AK^{03\beta}$. The partial sum appears in A and the carries in C. (During a DSA, AK does not progress beyond this state.)

ADD
67

A complete carry is propagated through the active quarters of A. The complete sum appears in A after this operation.

The last step in the logic forces the sign of D to agree with the sign of the original operand as remembered by Y. (The only time they can differ is when a SUBtraction is executed.)

The logic controlling Z is complex and is described in Chapter 14. Note that in both the ADD and SUB examples, Z is cleared and set early in the AK instruction. If no overflow has occurred, Z is cleared by the reset Z logic in the last AK state. In the ADDition example no overflow occurs and Z is cleared. However, in the SUBtraction example an overflow does occur and Z is left set. The logic selects the Z flip-flop associated with the sign quarter in A, i.e., the quarters selected by the Roman numeral levels.

SUB
77


ADD									
QK		AK	Y _i	D _i	C _i	Z _i	A _i	OPERATION	
14W	START	00W	X	X X X X X X X X X X	X X X X X X X X X X	X	0 0 0 1 0 1 0 1 0		
21W	E → D	01W	0	0 0 0 0 0 0 0 0 0 0	X X X X X X X X X X	X	0 0 0 1 0 1 0 1 0	CLEAR C _f Z	
		02W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	0	0 0 0 0 1 0 1 0 1 0		
		03W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	0	0 0 0 0 1 0 1 0 1 0		
		04W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 1 0 1 0 1 0	PARTIAL ADDITION	
		05W							
		06W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 1 0 0 0 0 1 0	1	0 0 0 0 0 0 1 0 0 1		
		07W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 1 0 0 0 0 1 0	1	0 0 0 0 0 0 1 0 0 1		
		08W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 1 0 0 0 0 1 0	1	0 0 0 0 0 0 1 0 0 1	CARRY	
		09W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 1 0 0 0 0 1 0	1	0 0 0 0 0 0 1 0 0 1	SIGN OVERFLOW	
		00W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 1 0 0 0 0 1 0	0	0 0 0 0 0 0 1 0 0 1	FIXUP	

ADD ILLUSTRATIVE EXAMPLE

OPERAND (LOADED IN D FROM MEMORY) 0 0 0 0 1 0 0 0 0 1 1

DATA (LEFT IN A FROM PREVIOUS INSTRUCTION) 0 0 0 0 1 0 1 0 1 0

CONFIGURATION



DERIVATIVE INFORMATION FOR THE CITED EXAMPLE

ROMAN NUMERAL (SIGN QUARTER) I

SUBSCRIPTED ROMAN NUMERAL (SUBSCRIPT = ACTIVE QUARTER) I₁ (= I)
(WITH RN FOR SIGN QUARTER)

SUB									
QK		AK	Y _i	D _i	C _i	Z _i	A _i	OPERATION	
14W	START	00W	X	X X X X X X X X X X	X X X X X X X X X X	X	0 0 0 1 0 1 0 1 0		
21W	E → D	01W	0	0 0 0 0 0 0 0 0 0 0	X X X X X X X X X X	X	0 0 0 1 0 1 0 1 0	CLEAR C _f Z	
		02W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	0	0 0 0 0 1 0 1 0 1 0	COMPLEMENT D	
		03W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	0	0 0 0 0 1 0 1 0 1 0	PARTIAL ADDITION	
		04W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 1 0 1 0 1 0		
		05W							
		06W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 1 0 0 1		
		07W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 1 0 0 1		
		08W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 1 0 0 1	CARRY	
		09W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 1 0 0 1	SIGN OVERFLOW	
		00W	0	0 0 0 0 1 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 1 0 0 1	FIXUP	

SUB ILLUSTRATIVE EXAMPLE

(SAME DATA AND SPECIFICATION AS ADD EXAMPLE ABOVE)

ADD, SUB (67, 77)

ADD (MEMORY TO A); SUBTRACT (MEMORY FROM A)
 PK 24 α $\rightarrow$ PK

ADD- 67
 SUB- 77

00	α	QI start $\rightarrow$ start $\rightarrow$ AK, $\rightarrow$ PI ₁
01	α	
SEE QKM TIMING		
09	α	
10	α	$\rightarrow$ E
11	α	$\rightarrow$ QK $\rightarrow$ E
	β	$\rightarrow$ E
13	α	$M_{2,7}^{0,1} \rightarrow E$ $\rightarrow AK_{11-1,1} \rightarrow AK_0$ $QKIR_{cf,8} \rightarrow AKIR_{cf,8}$ $QKIR_{ext,4-1} \rightarrow AKIR_{cf,4}$ $QKIR_{op,6-1} \rightarrow AKIR_{op,6-1}$
	β	$\rightarrow$ E
14	α	$\rightarrow$ QK $\rightarrow$ E $\rightarrow$ AEP $\rightarrow$ D start $\rightarrow$ AK
	β	$\rightarrow$ E
21	α	$\rightarrow$ D
22	α	
23	α	$M_{2,7}^{0,1} \rightarrow E$ $\rightarrow$ EB $\rightarrow$ QK
31	α	

OP Class Decoder Lines Up: QKIR^{AK}, QKIR^{AESK}, QKIR^{load}, QKIR^{ld} & QKIR^D

OPERATE (ARITHMETIC ELEMENT: $N_{2,8}^0 \cdot N_{2,7}^1$) OPR^{AE} 04

24	α	
25	α	$QB' + AEB \rightarrow$ $\rightarrow$ PK $AK_0' \rightarrow$ $\rightarrow$ $\rightarrow AK_{11-1,1} \rightarrow AK_0$ " $\rightarrow$ $N_{2,4-2,1} \rightarrow AKIR_{op,6-1}$ " $\rightarrow$ $N_{1,3-1,4} \rightarrow AKIR_{cf,8}$ (NOTE: $AEB = AK_0^0$)
26	α	$\rightarrow$ QK $\rightarrow$ AEP start $\rightarrow$ AK
31	α	PI ch seq. $\rightarrow$ $\rightarrow$ PI ₃

OP Class Decoder Lines Up: PKIR^{def}, PKIR^{dis}, PKIR^{AE}

00	α					$\rightarrow$ AK start $\rightarrow$ AK start $\rightarrow$ AK $\rightarrow$ ASK
01	α	4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST QUARTER	
	α	IV $\rightarrow$ $\rightarrow Z_4$ $a_4' \rightarrow$ $\rightarrow$ $\rightarrow C_4$	III $\rightarrow$ $\rightarrow Z_3$ $a_3' \rightarrow$ $\rightarrow$ $\rightarrow C_3$	II $\rightarrow$ $\rightarrow Z_2$ $a_2' \rightarrow$ $\rightarrow$ $\rightarrow C_2$	I $\rightarrow$ $\rightarrow Z_1$ $a_1' \rightarrow$ $\rightarrow$ $\rightarrow C_1$	
02	α	$AKIR^{sub} \cdot a_4' \rightarrow$ $\rightarrow$ $\rightarrow D_4$	$AKIR^{sub} \cdot (III + IV_3) \rightarrow$ $\rightarrow$ $\rightarrow D_3$	$AKIR^{sub} \cdot (II_2 + IV_2) \rightarrow$ $\rightarrow$ $\rightarrow D_2$	$AKIR^{sub} \cdot (I + IV_1 + II_1) \rightarrow$ $\rightarrow$ $\rightarrow D_1$	
03	α	IV $\rightarrow$ $\rightarrow Z_4$	III $\rightarrow$ $\rightarrow Z_3$	II $\rightarrow$ $\rightarrow Z_2$	I $\rightarrow$ $\rightarrow Z_1$	$\rightarrow$ AK $(AK_0^0 \cdot f_4) \rightarrow$ $\rightarrow$ $\rightarrow ASK$ $(AK_0^0 \cdot f_4) \rightarrow$ $\rightarrow$ $\rightarrow ASK$ $\rightarrow$ $\rightarrow Z_1$
	β	$a_4' \rightarrow$ $\rightarrow$ $\rightarrow A_4, C_4$	$a_3' \rightarrow$ $\rightarrow$ $\rightarrow A_3, C_3$	$a_2' \rightarrow$ $\rightarrow$ $\rightarrow A_2, C_2$	$a_1' \rightarrow$ $\rightarrow$ $\rightarrow A_1, C_1$	
05	α					
06	α					
07	α					
08	α	$\bar{A}_4 + (\bar{A}_3 \cdot f_4) + [\bar{A}_2 \cdot (f_1 + f_2)] + (\bar{A}_1 \cdot f_1) \rightarrow$ $\rightarrow A_4$	$(\bar{A}_4 \cdot f_4) + \bar{A}_3 + [\bar{A}_2 \cdot (f_1 + f_2)] + (\bar{A}_1 \cdot f_1) \rightarrow$ $\rightarrow A_3$	$[\bar{A}_4 + \bar{A}_3] \cdot (f_1 + f_2) + \bar{A}_2 + [\bar{A}_1 \cdot (f_1 + f_2)] \rightarrow$ $\rightarrow A_2$	$[\bar{A}_4 + \bar{A}_3] \cdot f_1 + [\bar{A}_2 \cdot (f_1 + f_2)] + \bar{A}_1 \rightarrow$ $\rightarrow A_1$	
09	α	IV $\rightarrow$ $\rightarrow Z_4$ $(Y_4 + D_{4,3}) \cdot a_4' \rightarrow$ $\rightarrow$ $\rightarrow D_4$	III $\rightarrow$ $\rightarrow Z_3$ $[(Y_3 + D_{3,3}) \cdot III] + [(Y_4 + D_{4,3}) \cdot IV_3] \rightarrow$ $\rightarrow D_3$	II $\rightarrow$ $\rightarrow Z_2$ $[(Y_2 + D_{2,3}) \cdot II_2] + [(Y_4 + D_{4,3}) \cdot IV_2] \rightarrow$ $\rightarrow D_2$	I $\rightarrow$ $\rightarrow Z_1$ $[(Y_1 + D_{1,3}) \cdot I] + [(Y_4 + D_{4,3}) \cdot IV_1] + [(Y_2 + D_{2,3}) \cdot II_1] \rightarrow$ $\rightarrow D_1$	$\rightarrow$ AK $\rightarrow AK_{11-1}$ $\rightarrow AK_0$ $\rightarrow$ $\rightarrow Z_1$ $\rightarrow$ $\rightarrow D_1$

TALLY (ONES IN MEMORY)

OP CODE DESCRIPTION. TLY examines the content of the selected Memory Element register for ONES. The number of ONES appearing in active subwords is added to the content of the corresponding sign quarters of the D register. Except for the effect on D, the final result is as if a LDA instruction were performed.

SPECIAL FEATURES. The operand is loaded into A instead of into D as is normally done in AK type instructions. This instruction uses the Shift Coupling Unit.

DETAILS. ASK determines the number of shifts that will occur in A. The number of shifts equals the length of the subword. ASK is preset to a value determined by the fracture specification of the instruction. In the example, ASK is preset to 170, since an F_4 (9,9,9,9) fracture is specified. For each shift in A, ONE is added to the contents of ASK. The final value of ASK is always 001. Before each shift the state of the sign bit of A is examined. If a ONE is sampled, the corresponding (sign) quarter of the D register is indexed. (D acts as a counter.)

In the example, A_1 contains three (3) ONES. Note that D contains 006 at the end of the instruction and 003 at the beginning of the instruction, i.e., the accumulated count in D is 003.

The subwords in A are rotated, as in a CYCLE instruction, so that the content of A at the end of the instruction is exactly the same as after the operand was originally loaded in A.

TLY									
QK		AK	ASK	D ₁	A ₁	OPERATION			
14d	START	00d	X X X X X X X X	0 0 0 0 0 0 0 1 1	X X X X X X X X X X	CLEAR ASK			
21d	E→A	01d	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 1	0 0 0 0 0 0 0 0 0 0	PRESET ASK; LOAD A			
02d		1 1 1 1 0 0 0	0 0 0 0 0 0 0 1 1	0 0 0 1 0 1 0 1 0	<u>"TALLY"</u> SHIFT THE CON- TENTS OF A AND SAMPLE A _{1:9} FOR ONES. COUNT THE ONES SAM- PLED IN D				
02d		1 1 1 1 0 0 1	0 0 0 0 0 0 0 1 1	0 0 0 0 1 0 1 0 1					
02d		1 1 1 1 0 1 0	0 0 0 0 0 0 0 1 1	0 0 0 0 1 0 1 0 1					
02d		1 1 1 1 0 1 1	0 0 0 0 0 0 1 0 0	0 1 0 0 0 1 0 1 0					
02d		1 1 1 1 1 0 0	0 0 0 0 0 0 1 0 0	0 1 0 1 0 0 0 1 0					
02d		1 1 1 1 1 0 1	0 0 0 0 0 0 1 0 1	0 1 0 1 0 0 0 1 0					
02d		1 1 1 1 1 1 0	0 0 0 0 0 0 1 0 1	0 1 0 1 0 1 0 0 0					
02d		1 1 1 1 1 1 1	0 0 0 0 0 0 1 0 1	0 1 0 1 0 1 0 0 0					
02d		0 0 0 0 0 0 0	0 0 0 0 0 0 1 1 0	0 0 1 0 1 0 1 0 0					
00d		0 0 0 0 0 0 1	0 0 0 0 0 0 1 1 0	0 0 0 0 1 0 1 0 1 0					

TLY ILLUSTRATIVE EXAMPLE

OPERAND (LOADED IN A FROM MEMORY) 000:101010

DATA (LEFT IN D FROM PREVIOUS INSTRUCTION) . . . 000:0000011

CONFIGURATION



DERIVATIVE INFORMATION FOR THE CITED EXAMPLE:

ROMAN NUMERAL (SIGN QUARTER) I

ASK PRESET 170

TLY (74)

TALLY (ONES IN MEMORY)

PK 24 α 100 $\rightarrow$ PK

00	α	$QI \xrightarrow{\text{start}} \dots \rightarrow I \xrightarrow{\text{start}} \Diamond FK, \quad I \xrightarrow{\circ} PI,$
01	α	
SEE QKM TIMING		
09	α	
10	α	$I \xrightarrow{\circ} E$
11	α	$I \xrightarrow{3} QK$ $A \xrightarrow{1} E$
	β	$I \xrightarrow{\bar{P}} E$
13	α	$M \xrightarrow{\circ, 1} E$ $I \xrightarrow{\circ} AK_{i-1}, \quad I \xrightarrow{1} AK_0$ $QKIR_{cf, 8} \xrightarrow{1} AKIR_{cf, 8}$ $QKIR_{act, 4+1} \xrightarrow{1} AKIR_{cf, 4}$ $QKIR_{op, 6-1} \xrightarrow{1} AKIR_{op, 6-1}$
	β	$I \xrightarrow{\bar{P}} E$
14	α	$I \xrightarrow{21} QK$ $I \xrightarrow{\circ} E$ $I \xrightarrow{1} AEP$ $I \xrightarrow{\circ} A$ $I \xrightarrow{\text{start}} \Diamond AK$
	β	$I \xrightarrow{\circ, 56} E$
21	α	$E \xrightarrow{1} A$
22	α	
23	α	$M \xrightarrow{\circ, 1} E$ $I \xrightarrow{\circ} EB$ $I \xrightarrow{31} QK$
31	α	

OP Class Decoder Lines Up: $QKIR^{AK}$, $QKIR^{AESK}$, $QKIR^{load}$, $QKIR^{ld}$ & $QKIR^A$

OPERATE (ARITHMETIC ELEMENT: $N_{2.8}^0 \cdot N_{2.7}^1$) OPR^{AE} 04

24	α		
25	α	$QB^1 + AEB \rightarrow \dots \rightarrow$ $AK_0^1 \rightarrow \dots \rightarrow$ $" \rightarrow \dots \rightarrow$ $" \rightarrow \dots \rightarrow$ (NOTE: $AEB = AK_0^0$)	$\overline{PK}^1 + 1 \not\rightarrow PK$ $\underline{LO} \rightarrow AK_{1+1} \quad \underline{LI} \rightarrow AK_0$ $N_{2,4-2,1} \xrightarrow{f} AKIR_{OP_{6-1}}$ $N_{1,3-1,4} \xrightarrow{f} AKIR_{cf_{9,4}}$
PK			
26	α		$\underline{LI} \rightarrow GK$ $\underline{LI} \rightarrow AEP$ $\underline{Istart} \rightarrow AK$
31	α	$PI^{chseq} \rightarrow \dots \rightarrow$	$\underline{LI} \rightarrow PI_3$

OP Class Decoder Lines Up: $PKIR^{def}$, $PKIR^{dis}$, $PKIR^{AE}$

[illegible]

DIVIDE

OP CODE DESCRIPTION. DIV divides the content of AB by the content of the selected Memory Element register. The quotient appears in A and the remainder in B. If an overflow occurs the Z flip-flops are set. With the exception of the possible generating of remainders and/or overflows the instruction is the inverse of MULTIPLY.

SPECIAL FEATURES. The ASK counter is used to count the number of carry (CRY), partial-add (PAD) loop iterations. In this instruction, the Z and Y flip-flops are used in the sign control logic although the Z flip-flop is also used in the DIV overflow control logic. DIV uses the Carry Coupling Units and the Shift Coupling Units.

DETAILS. The configured operand (divisor) is loaded into D at $QK^{21\alpha}$. The QK execution logic is identical to that of a LDD, except for the pulses indicated on the DIV time chart. $QK^{14\alpha}$ starts the AK counter which controls the division logic.

The pulses clearing and presetting the ASK counter occur at $AK^{00\alpha}$ and $AK^{01\alpha}$, respectively. In the example ASK is preset to 170. This value is determined by the length of the longest subword specified by the configuration.

The sign of the dividend is copied into Z and the content of AB is made negative at $AK^{01\alpha}$. The C register is also cleared as a preliminary to storing the partial carries in the succeeding steps. If A and D have the same sign then the content of D is made negative at $AK^{02\alpha}$. The first pad pulse is fired off in $AK^{02\beta}$.

The CRY-PAD loop is now entered. Each time the loop is traversed a count ASK pulse occurs.

Certain characteristics of the CRY-PAD loop should be pointed out. (The carry and partial add logic are fully explained in Chapter 14. An end-around carry does not occur in DIV; instead, the content of the sign bit in D is carried into the right end of the carry circuit of each subword. Note that a complete carry occurs in each traverse of the loop. Before the partial addition occurs, the sign of D is always made the complement of that of A. At the end of each CRY-PAD loop the content of AB is shifted (rotated) one bit to the left in each subword. The bits shifted into the right end of each subword in B generate the quotient. Note that this shift is made after the decision to traverse the CRY-PAD loop again. During the last loop ($ASK_7^1 \cdot ASK_1^0$ at AK^{09}) the content of B is shifted to the left, but not the content of A. Whether or not the pad pulse is fired off in this last loop is conditioned by the sign of the subwords in A. This last loop generates the correct remainder in A.

On the last traverse of the loop ASK is indexed so that $ASK_7^0 \cdot ASK_2^1 \cdot ASK_1^0$ is true, and AK jumps to $AK^{10\alpha}$.

AK^{10α} interchanges the content of A and B, placing the quotient in A and the remainder in B.

AK^{11α} takes care of the sign and overflow conditions. If the quotient is negative at AK^{11α}, then an overflow occurred during the division process. Note that if an overflow occurs and the dividend is less than twice as large as the divisor, then the overflow can be shifted into A by a SScale or NOrmalize instruction and the correct quotient obtained.

DIVIDE (75)

75
DIV

PK 24 α $\rightarrow$ 100 PK

00 α	QI start $\rightarrow$ start $\rightarrow$ FK, LO $\rightarrow$ PI,
01 α	
SEE QKM TIMING	
09 α	
10 α	LO $\rightarrow$ E
11 α	113 $\rightarrow$ QK
	D $\rightarrow$ E
11 β	11 $\rightarrow$ E
QK 13 α	M $\rightarrow$ E
	LO $\rightarrow$ AK ₁₁₋₁ , LI $\rightarrow$ AK ₀
	QKIR _{cf9-8} $\rightarrow$ AKIR _{cf9-8}
	QKIR _{ext act9-1} $\rightarrow$ AKIR _{ext9-1}
	QKIR _{ops1} $\rightarrow$ AKIR _{ops1}
13 β	11 $\rightarrow$ E
14 α	121 $\rightarrow$ QK
	LO $\rightarrow$ E
	11 $\rightarrow$ AEP
	LO $\rightarrow$ D
	start $\rightarrow$ AK
14 β	11 $\rightarrow$ E
21 α	E $\rightarrow$ D
22 α	
23 α	M $\rightarrow$ E
	LO $\rightarrow$ EB
31 α	131 $\rightarrow$ QK

OP Class Decoder Lines Up: QKIR^{AK}, QKIR^{AESK}, QKIR^{load}, QKIR^{ld} & QKIR^D

OPERATE (ARITHMETIC ELEMENT: N₂₈⁰, N₂₇¹)

OPR^{AE} 04

24 α	
25 α	QB ¹ + AEB $\rightarrow$ PK ¹ + 1 $\rightarrow$ PK
	AK ₀ ¹ $\rightarrow$ LO $\rightarrow$ AK ₁₁₋₁ , LI $\rightarrow$ AK ₀
	" $\rightarrow$ N ₂₈₋₂₁ $\rightarrow$ AKIR _{ops1}
	" $\rightarrow$ N ₁₉₋₁₄ $\rightarrow$ AKIR _{cf9-8}
	(NOTE: AEB = AK ₀ ⁰)
PK 26 α	131 $\rightarrow$ PK
	11 $\rightarrow$ AEP
	start $\rightarrow$ AK
31 α	PI ^{ch seq} $\rightarrow$ LI $\rightarrow$ PI ₃

OP Class Decoder Lines Up: PKIR^{def}, PKIR^{dis}, PKIR^{AE}

00 α	$\rightarrow$ start $\rightarrow$ AK . . . $\rightarrow$ AK ¹ + 1 $\rightarrow$ AK $\rightarrow$ start $\rightarrow$ AK . . . $\rightarrow$ LO $\rightarrow$ ASK			
01 α	4TH QUARTER	3RD QUARTER	2ND QUARTER	1ST QUARTER
	$(A_{29}^0 \cdot A_4^0) \cdot a_4^0 \rightarrow LC \rightarrow A_4, B_4$ $IV \cdot a_4^0 \rightarrow A_{29-24}, Z_4$ $a_4^0 \rightarrow LC \rightarrow C_4$	$(A_{29}^0 \cdot III) + (A_{29}^0 \cdot IV_2) \rightarrow LC \rightarrow A_3, B_3$ $III \cdot a_3^0 \rightarrow A_{29-24}, Z_3$ $a_3^0 \rightarrow LC \rightarrow C_3$	$(A_{29}^0 \cdot II_2) + (A_{29}^0 \cdot IV_2) \cdot a_2^0 \rightarrow LC \rightarrow A_2, B_2$ $II \cdot a_2^0 \rightarrow A_{29-24}, Z_2$ $a_2^0 \rightarrow LC \rightarrow C_2$	$(A_{29}^0 \cdot I) + (A_{29}^0 \cdot IV_2) + (A_{29}^0 \cdot II_2) \cdot a_1^0 \rightarrow LC \rightarrow A_1, B_1$ $I \cdot a_1^0 \rightarrow A_{29-24}, Z_1$ $a_1^0 \rightarrow LC \rightarrow C_1$
	$(A_{29}^0 \cdot D_{29}) \cdot a_4^0 \rightarrow LC \rightarrow D_4$	$[(A_{29}^0 \cdot D_{29}) \cdot III] + [(A_{29}^0 \cdot D_{29}) \cdot IV_2] \rightarrow LC \rightarrow D_3$	$[(A_{29}^0 \cdot D_{29}) \cdot II_2] + [(A_{29}^0 \cdot D_{29}) \cdot IV_2] \rightarrow LC \rightarrow D_2$	$[(A_{29}^0 \cdot D_{29}) \cdot I] + [(A_{29}^0 \cdot D_{29}) \cdot IV_2] + [(A_{29}^0 \cdot D_{29}) \cdot II_2] \rightarrow LC \rightarrow D_1$
02 α				
02 β	$a_4^0 \rightarrow LC \rightarrow A_4, C_4$	$a_3^0 \rightarrow LC \rightarrow A_3, C_3$	$a_2^0 \rightarrow LC \rightarrow A_2, C_2$	$a_1^0 \rightarrow LC \rightarrow A_1, C_1$
03 α				
04 α				
05 α				
06 α				
07 α				ASK ¹ + 1 $\rightarrow$ ASK
AK 08 α	$a_4^0 \rightarrow LC \rightarrow A_4, C_4$	$a_3^0 \rightarrow LC \rightarrow A_3, C_3$	$a_2^0 \rightarrow LC \rightarrow A_2, C_2$	$a_1^0 \rightarrow LC \rightarrow A_1, C_1$
09 α	$(ASK_1^0 + ASK_0^0) \cdot a_4^0 \rightarrow LC \rightarrow A_4$ $(Z_4 \neq Y_4) \cdot a_4^0 \rightarrow LC \rightarrow B_4$ $(A_{29}^0 \cdot D_{29}) \cdot a_4^0 \rightarrow LC \rightarrow D_4$	$(ASK_1^0 + ASK_0^0) \cdot a_3^0 \rightarrow LC \rightarrow A_3$ $(Z_3 \neq Y_3) \cdot a_3^0 \rightarrow LC \rightarrow B_3$ $[(A_{29}^0 \cdot D_{29}) \cdot III] + [(A_{29}^0 \cdot D_{29}) \cdot IV_2] \rightarrow LC \rightarrow D_3$	$(ASK_1^0 + ASK_0^0) \cdot a_2^0 \rightarrow LC \rightarrow A_2$ $(Z_2 \neq Y_2) \cdot a_2^0 \rightarrow LC \rightarrow B_2$ $[(A_{29}^0 \cdot D_{29}) \cdot II_2] + [(A_{29}^0 \cdot D_{29}) \cdot IV_2] \rightarrow LC \rightarrow D_2$	$(ASK_1^0 + ASK_0^0) \cdot a_1^0 \rightarrow LC \rightarrow A_1$ $(Z_1 \neq Y_1) \cdot a_1^0 \rightarrow LC \rightarrow B_1$ $[(A_{29}^0 \cdot D_{29}) \cdot I] + [(A_{29}^0 \cdot D_{29}) \cdot IV_2] + [(A_{29}^0 \cdot D_{29}) \cdot II_2] \rightarrow LC \rightarrow D_1$
	$(ASK_1^0 + ASK_0^0) \cdot a_4^0 \rightarrow LC \rightarrow A_4, C_4$	$(ASK_1^0 + ASK_0^0) \cdot [(A_{29}^0 \cdot III) + (A_{29}^0 \cdot IV_2)] \rightarrow LC \rightarrow A_3, C_3$	$(ASK_1^0 + ASK_0^0) \cdot [(A_{29}^0 \cdot II_2) + (A_{29}^0 \cdot IV_2)] \rightarrow LC \rightarrow A_2, C_2$	$(ASK_1^0 + ASK_0^0) \cdot [(A_{29}^0 \cdot I) + (A_{29}^0 \cdot IV_2) + (A_{29}^0 \cdot II_2)] \rightarrow LC \rightarrow A_1, C_1$
	$a_4^0 \rightarrow LC \rightarrow A_4, B_4$	$a_3^0 \rightarrow LC \rightarrow A_3, B_3$	$a_2^0 \rightarrow LC \rightarrow A_2, B_2$	$a_1^0 \rightarrow LC \rightarrow A_1, B_1$
10 α				
11 α	$Z_4^0 \cdot a_4^0 \rightarrow LC \rightarrow B_4$ $(Z_4 \neq Y_4) \cdot a_4^0 \rightarrow LC \rightarrow A_4$ $(D_{29} \neq Y_4) \cdot a_4^0 \rightarrow LC \rightarrow D_4$ $IV \cdot a_4^0 \rightarrow A_{29-24}, Z_4$	$(Z_3^0 \cdot III) + (Z_3^0 \cdot IV_2) \cdot a_3^0 \rightarrow LC \rightarrow B_3$ $[(Z_3 \neq Y_3) \cdot III] + [(Z_3 \neq Y_3) \cdot IV_2] \rightarrow LC \rightarrow A_3$ $[(D_{29} \neq Y_3) \cdot III] + [(D_{29} \neq Y_3) \cdot IV_2] \rightarrow LC \rightarrow D_3$ $III \cdot a_3^0 \rightarrow A_{29-24}, Z_3$	$(Z_2^0 \cdot II_2) + (Z_2^0 \cdot IV_2) \cdot a_2^0 \rightarrow LC \rightarrow B_2$ $[(Z_2 \neq Y_2) \cdot II_2] + [(Z_2 \neq Y_2) \cdot IV_2] \rightarrow LC \rightarrow A_2$ $[(D_{29} \neq Y_2) \cdot II_2] + [(D_{29} \neq Y_2) \cdot IV_2] \rightarrow LC \rightarrow D_2$ $II \cdot a_2^0 \rightarrow A_{29-24}, Z_2$	$(Z_1^0 \cdot I) + (Z_1^0 \cdot IV_2) + (Z_1^0 \cdot II_2) \cdot a_1^0 \rightarrow LC \rightarrow B_1$ $[(Z_1 \neq Y_1) \cdot I] + [(Z_1 \neq Y_1) \cdot IV_2] + [(Z_1 \neq Y_1) \cdot II_2] \rightarrow LC \rightarrow A_1$ $[(D_{29} \neq Y_1) \cdot I] + [(D_{29} \neq Y_1) \cdot IV_2] + [(D_{29} \neq Y_1) \cdot II_2] \rightarrow LC \rightarrow D_1$ $I \cdot a_1^0 \rightarrow A_{29-24}, Z_1$

MULTIPLY

OP CODE DESCRIPTION. MUL multiplies the content of A by the content of the selected Memory Element register. The signed product is left in AB by the instruction.

SPECIAL FEATURES. The ASK counter is used to count the number of multiply-step (MS) partial-add (PAD) loop iterations. In this instruction the Z and Y flip-flops are used in the sign control logic. MUL uses the Carry Coupling Units and the Shift Coupling Units.

DETAILS. The configured operand (multiplicand) is loaded into D at $QK^{21\alpha}$. The QK execution logic is identical to that of a LDD, except for the pulses indicated on the MUL time chart. $QK^{14\alpha}$ starts the AK counter, which controls the multiplication logic.

The pulses clearing and presetting the ASK counter occur in $AK^{00\alpha}$ and $AK^{01\alpha}$, respectively. In the example ASK is preset to 170.

At $AK^{01\alpha}$ Z is cleared in the active sign quarters and the content of A (multiplier) is transferred into B. The C register is also cleared as a preliminary to storing the partial carries in the succeeding steps.

In $AK^{02\alpha}$ the multiplicand in D is made positive. Y_1 is used to remember the original sign of the multiplicand. The multiplier in B is also made positive by complementing B. Z_1 is used to remember the original sign of the multiplier.

The first partial-add pulse is fired off in $AK^{02\beta}$. The pad pulses are always conditional on the right-most bit in B being in the ONE state at the time the pulse is fired off. The first ASK count pulse also occurs at this time.

The MS - PAD loop is now entered. ASK records each traverse of this loop. (The multiply step and partial-add logic are fully explained in Chapter 14.) The MS pulse occurs in $AK^{03\alpha}$ and the PAD pulse in $AK^{03\beta}$. Note that each MS pulse shifts the content of AB one bit to the right.

When ASK reaches the ZERO state (ASK_7^0) AK leaves the loop.

At $AK^{08\alpha}$ a full carry pulse occurs. After this pulse, the magnitude of the product is contained in the AB register. (The right-most bit in B is a duplicate of the sign bits.) If $Z_1 \neq Y_1$, i.e., if the sign of the multiplicand and multiplier were not originally the same, AB is complemented, i.e., made negative. The multiplicand is also given its original sign, as remembered by Y_1 .

The overflow bits are left cleared.

PK 24 α 100 PK

00	α	QI start $\rightarrow$ start $\rightarrow$ FK, $L_0 \rightarrow$ PI,
01	α	
SEE QKM TIMING		
09	α	
10	α	$L_0 \rightarrow E$
	α	$L13 \rightarrow QK$
11	α	$D \xrightarrow{i} E$
	β	$L7 \rightarrow E$
13	α	$M_{a,b}^{0,1} \rightarrow E$ $L_0 \rightarrow AK_{11-1}, \quad L1 \rightarrow AK_0$ $QKIR_{cf7,8} \xrightarrow{j} AKIR_{cf9,8}$ $QKIR^{rtact4-1} \xrightarrow{j} AKIR_{cf7,4}$ $QKIR_{ofp4-1} \xrightarrow{j} AKIR_{ofp4-1}$
	β	$L7 \rightarrow E$
14	α	$L21 \rightarrow QK$ $L_0 \xrightarrow{SE} E$ $L1 \rightarrow AEP$ $L_0 \rightarrow D$ $istart \rightarrow AK$
	β	$L_0 \xrightarrow{SE} E$
21	α	$E \xrightarrow{i} D$
22	α	
23	α	$M_{a,b}^{0,1} \rightarrow E$ $L_0 \rightarrow EB$ $L21 \rightarrow QK$
31	α	

OP Class Decoders Lines Up: $QKIR^{AK}$, $QKIR^{AESK}$, $QKIR^{load}$, $QKIR^{ld}$ & $QKIR^D$

OPERATE (ARITHMETIC ELEMENT: $N_{28}^0 \cdot N_{87}^1$)

OPR^{AE} 04

24	α		
25	α	$\begin{array}{ccccccc} QB^+ + AEB & * & * & * & * & * & \rightarrow \\ AK_0^- & * & * & * & * & * & \rightarrow \\ " & * & * & * & * & * & \rightarrow \\ " & * & * & * & * & * & \rightarrow \end{array}$ (NOTE: $AEB \approx AK_0^+$)	$\begin{array}{l} PK' + I \rightarrow PK \\ LO \xrightarrow{\quad} AK_{-1,-1}, \quad L \xrightarrow{\quad} AK_0 \\ N_{2,4-2,j} \xrightarrow{j} AKIR_{op6-1} \\ N_{1,9-1,i} \xrightarrow{i} AKIR_{cf2,4} \end{array}$
26	α		$\begin{array}{l} [3] \rightarrow PK \\ L \rightarrow AEP \\ start \rightarrow AK \end{array}$
31	α	$PI^{chseq} \cdot \cdot \cdot \cdot \cdot \cdot \rightarrow$	$L \rightarrow PI_3$

OP Class Decoder Lines Up: $PKIR^{def}$, $PKIR^{dis}$, $PKIR^{AE}$

00	α					$\text{start} \rightarrow AK \rightarrow \dots \rightarrow AK+1 \rightarrow AK$ $\text{start} \rightarrow AK \rightarrow \dots \rightarrow \text{LO}_{\text{ASK}}$
01	α	$IV \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_4}$ $a_4^1 \rightarrow \dots \rightarrow A_4 \rightarrow B_4$ $a_4^2 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_4}$	$III \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_3}$ $a_3^1 \rightarrow \dots \rightarrow A_3 \rightarrow B_3$ $a_3^2 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_3}$	$II \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_2}$ $a_2^1 \rightarrow \dots \rightarrow A_2 \rightarrow B_2$ $a_2^2 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_2}$	$I \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_1}$ $a_1^1 \rightarrow \dots \rightarrow A_1 \rightarrow B_1$ $a_1^2 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_1}$	$\text{reset}_{\text{ASK}}$
02	α	$IV \rightarrow \dots \rightarrow \text{ASK}_{\text{ASK}} \text{Z}_4$ $a_4^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_4}$ $(B_{4,9}^1 \cdot a_4^1) \rightarrow \dots \rightarrow \text{LO}_{\text{B}_4}$ $(Y_4^1 \cdot a_4^1) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_4}$	$III \rightarrow \dots \rightarrow \text{ASK}_{\text{ASK}} \text{Z}_3$ $a_3^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_3}$ $(B_{3,9}^1 \cdot III) + (B_{4,9}^1 \cdot IV_3) \rightarrow \dots \rightarrow \text{LO}_{\text{B}_3}$ $(Y_3^1 \cdot III) + (Y_4^1 \cdot IV_3) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_3}$	$II \rightarrow \dots \rightarrow \text{ASK}_{\text{ASK}} \text{Z}_2$ $a_2^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_2}$ $(B_{2,9}^1 \cdot II_2) + (B_{4,9}^1 \cdot IV_2) \rightarrow \dots \rightarrow \text{LO}_{\text{B}_2}$ $(Y_2^1 \cdot II_2) + (Y_4^1 \cdot IV_2) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_2}$	$I \rightarrow \dots \rightarrow \text{ASK}_{\text{ASK}} \text{Z}_1$ $a_1^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_1}$ $(B_{1,9}^1 \cdot I) + (B_{4,9}^1 \cdot IV_1) + (B_{3,9}^1 \cdot II_1) \rightarrow \dots \rightarrow \text{LO}_{\text{B}_1}$ $(Y_1^1 \cdot I) + (Y_4^1 \cdot IV_1) + (Y_2^1 \cdot II_1) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_1}$	$\text{ASK}+1 \rightarrow \text{ASK}$ $\text{ASK}_{\text{ASK}} \text{Z}_1$
	β	$a_4^1 \cdot \{B_{4,1}^1 \cdot f_4\} + (B_{3,1}^1 \cdot f_3) + (B_{2,1}^1 \cdot f_2) + (B_{1,1}^1 \cdot f_1) \rightarrow \text{load}_{\text{A}_4} \text{C}_4$	$a_3^1 \cdot \{B_{3,1}^1 \cdot (f_2 + f_3)\} + [B_{2,1}^1 \cdot f_2] + [B_{1,1}^1 \cdot f_1] \rightarrow \text{load}_{\text{A}_3} \text{C}_3$	$a_2^1 \cdot \{B_{2,1}^1 \cdot (f_3 + f_4)\} + [B_{1,1}^1 \cdot (f_1 + f_2)] \rightarrow \text{load}_{\text{A}_2} \text{C}_2$	$(a_1^1 \cdot B_{1,1}^1) \rightarrow \dots \rightarrow \text{load}_{\text{A}_1} \text{C}_1$	
AK 03	α	$IV_3 \rightarrow \dots \rightarrow \text{mult\_step\_sign}_{\text{A}_{2,3,4}} \text{C}_{1,3,9}$ $a_4^1 \rightarrow \dots \rightarrow \text{mult\_step}_{\text{A}_4} \text{C}_4$ $a_4^2 \rightarrow \dots \rightarrow \text{ERR}_{\text{B}_4}$	$IV_2 \rightarrow \dots \rightarrow \text{mult\_step\_sign}_{\text{A}_{2,3}} \text{C}_{1,3,9}$ $a_3^1 \rightarrow \dots \rightarrow \text{mult\_step}_{\text{A}_3} \text{C}_3$ $a_3^2 \rightarrow \dots \rightarrow \text{ERR}_{\text{B}_3}$	$IV_1 \rightarrow \dots \rightarrow \text{mult\_step\_sign}_{\text{A}_{2,3}} \text{C}_{1,3,9}$ $a_2^1 \rightarrow \dots \rightarrow \text{mult\_step}_{\text{A}_2} \text{C}_2$ $a_2^2 \rightarrow \dots \rightarrow \text{ERR}_{\text{B}_2}$	$(III_1 + IV_1) \rightarrow \dots \rightarrow \text{mult\_step\_sign}_{\text{A}_{2,3}} \text{C}_{1,3,9}$ $a_1^1 \rightarrow \dots \rightarrow \text{mult\_step}_{\text{A}_1} \text{C}_1$ $a_1^2 \rightarrow \dots \rightarrow \text{ERR}_{\text{B}_1}$	$\text{ASK}+1 \rightarrow \text{ASK}$ $\text{ASK}_{\text{ASK}} \text{Z}_1$ $\text{ASK}_{\text{ASK}} \text{Z}_1 \rightarrow \text{LO}_{\text{AEP}}$ $\text{ASK}_{\text{ASK}} \text{Z}_1 \rightarrow \text{LO}_{\text{ASK}}$ $\text{ASK}_{\text{ASK}} \text{Z}_1 \rightarrow \text{LO}_{\text{ASK}}$
	β	$a_4^1 \cdot \{B_{4,1}^1 \cdot f_4\} + (B_{3,1}^1 \cdot f_3) + (B_{2,1}^1 \cdot f_2) + (B_{1,1}^1 \cdot f_1) \rightarrow \text{load}_{\text{A}_4} \text{C}_4$	$a_3^1 \cdot \{B_{3,1}^1 \cdot (f_2 + f_3)\} + [B_{2,1}^1 \cdot f_2] + [B_{1,1}^1 \cdot f_1] \rightarrow \text{load}_{\text{A}_3} \text{C}_3$	$a_2^1 \cdot \{B_{2,1}^1 \cdot (f_3 + f_4)\} + [B_{1,1}^1 \cdot (f_1 + f_2)] \rightarrow \text{load}_{\text{A}_2} \text{C}_2$	$(a_1^1 \cdot B_{1,1}^1) \rightarrow \dots \rightarrow \text{load}_{\text{A}_1} \text{C}_1$	
04	α					
05	α					
06	α					
07	α					
08	α	$a_4^1 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_4}$ $a_4^2 \cdot \{A_4^1 + (A_4^1 \cdot f_4) + (A_4^1 \cdot f_3) + (A_4^1 \cdot f_2) + (A_4^1 \cdot f_1)\} \rightarrow \text{LO}_{\text{C}_4}$	$a_3^1 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_3}$ $a_3^2 \cdot \{A_3^1 + (A_3^1 \cdot f_3) + (A_3^1 \cdot f_2) + (A_3^1 \cdot f_1)\} \rightarrow \text{LO}_{\text{C}_3}$	$a_2^1 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_2}$ $a_2^2 \cdot \{A_2^1 + (A_2^1 \cdot f_2) + (A_2^1 \cdot f_1) + (A_2^1 \cdot f_0)\} \rightarrow \text{LO}_{\text{C}_2}$	$a_1^1 \rightarrow \dots \rightarrow \text{LO}_{\text{C}_1}$ $a_1^2 \cdot \{A_1^1 + (A_1^1 \cdot f_1) + (A_1^1 \cdot f_0) + (A_1^1 \cdot f_{-1})\} \rightarrow \text{LO}_{\text{C}_1}$	
09	α	$IV \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_4}$ $(Y_4 \neq Z_4) \cdot a_4^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_4}$ $["] \cdot a_4^1 \rightarrow \dots \rightarrow \text{LO}_{\text{B}_4}$ $(Y_4 \cdot a_4^1) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_4}$	$III \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_3}$ $(Y_3 \neq Z_3) \cdot a_3^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_3}$ $["] \cdot a_3^1 \rightarrow \dots \rightarrow \text{LO}_{\text{B}_3}$ $(Y_3 \cdot a_3^1) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_3}$	$II \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_2}$ $(Y_2 \neq Z_2) \cdot a_2^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_2}$ $["] \cdot a_2^1 \rightarrow \dots \rightarrow \text{LO}_{\text{B}_2}$ $(Y_2 \cdot a_2^1) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_2}$	$I \rightarrow \dots \rightarrow \text{LO}_{\text{Z}_1}$ $(Y_1 \neq Z_1) \cdot a_1^1 \rightarrow \dots \rightarrow \text{LO}_{\text{A}_1}$ $["] \cdot a_1^1 \rightarrow \dots \rightarrow \text{LO}_{\text{B}_1}$ $(Y_1 \cdot a_1^1) \rightarrow \dots \rightarrow \text{LO}_{\text{D}_1}$	$\text{LO}_{\text{ASK}_{\text{ASK}}}$ $\text{ASK}_{\text{ASK}} \text{Z}_1$